scarv / scarv-cpuLinks
SCARV: a side-channel hardened RISC-V platform
☆27Updated 2 years ago
Alternatives and similar repositories for scarv-cpu
Users that are interested in scarv-cpu are comparing it to the libraries listed below
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated last week
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- Advanced Debug Interface☆14Updated 9 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- ☆32Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- ☆18Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Simple UVM environment for experimenting with Verilator.☆27Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- ☆19Updated last week
- An Open Source Link Protocol and Controller☆27Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Updated last year
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆22Updated 3 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago