SCARV: a side-channel hardened RISC-V platform
☆28Jan 11, 2023Updated 3 years ago
Alternatives and similar repositories for scarv-cpu
Users that are interested in scarv-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆52Jan 31, 2022Updated 4 years ago
- XCrypto: a cryptographic ISE for RISC-V☆93Jan 5, 2023Updated 3 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- SCARV: a side-channel hardened RISC-V platform☆23Mar 31, 2021Updated 5 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆24Sep 26, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆18Jan 21, 2026Updated 6 months ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated 2 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Jun 19, 2026Updated last month
- Open-source non-blocking L2 cache☆65Updated this week
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated last year
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 6 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- ☆20Nov 18, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 5 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- ☆12May 8, 2022Updated 4 years ago
- Direct Access Memory for MPSoC☆13Jun 16, 2026Updated last month
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated 9 months ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Feb 6, 2024Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- DMA controller for CNN accelerator☆15May 22, 2017Updated 9 years ago
- ☆11Nov 14, 2022Updated 3 years ago
- ☆17Updated this week
- IEEE 802.11 OFDM-based transceiver system☆48Dec 15, 2017Updated 8 years ago
- RISCV model for Verilator/FPGA targets☆56Oct 17, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆19Aug 27, 2022Updated 3 years ago
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆33Aug 28, 2023Updated 2 years ago
- NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)☆22Aug 23, 2018Updated 7 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 7 months ago
- Vector processor for RISC-V vector ISA☆141Oct 19, 2020Updated 5 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆39Feb 4, 2021Updated 5 years ago