SCARV: a side-channel hardened RISC-V platform
☆28Jan 11, 2023Updated 3 years ago
Alternatives and similar repositories for scarv-cpu
Users that are interested in scarv-cpu are comparing it to the libraries listed below
Sorting:
- ☆16Apr 21, 2019Updated 6 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Jan 31, 2022Updated 4 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Jan 5, 2023Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆22Mar 31, 2021Updated 4 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆17Jan 21, 2026Updated last month
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- Open-source non-blocking L2 cache☆54Updated this week
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆24Oct 15, 2025Updated 4 months ago
- ☆20Nov 18, 2022Updated 3 years ago
- ☆11May 8, 2022Updated 3 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆30Nov 3, 2025Updated 4 months ago
- FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64☆15Aug 22, 2019Updated 6 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated 11 months ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- ☆15Updated this week
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated 11 months ago
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year
- Direct Access Memory for MPSoC☆13Updated this week
- ☆14Feb 24, 2025Updated last year
- RISCV model for Verilator/FPGA targets☆53Oct 17, 2019Updated 6 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 10 years ago
- Vector processor for RISC-V vector ISA☆137Oct 19, 2020Updated 5 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago