riscv-stc / riscv-matrix-projectView external linksLinks
Top project for RISC-V Matrix extension proposal and related opensource implementations.
☆35Mar 26, 2024Updated last year
Alternatives and similar repositories for riscv-matrix-project
Users that are interested in riscv-matrix-project are comparing it to the libraries listed below
Sorting:
- RISC-V Matrix Specification☆23Dec 2, 2024Updated last year
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 4 years ago
- Unlimited Vector Extension with Data Streaming Support☆12Nov 25, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆12Jan 14, 2026Updated last month
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆229Jan 14, 2026Updated last month
- Administrative repository for the Integrated Matrix Extension Task Group☆33Dec 15, 2025Updated 2 months ago
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆13Nov 11, 2025Updated 3 months ago
- A Rocket-based RISC-V superscalar in-order core☆38Oct 5, 2025Updated 4 months ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated this week
- An LLVM based mini-C to Verilog High-level Synthesis tool☆39Mar 7, 2025Updated 11 months ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆91Oct 6, 2025Updated 4 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆487Nov 27, 2025Updated 2 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆45Jan 31, 2026Updated 2 weeks ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆108Apr 12, 2025Updated 10 months ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆162Feb 11, 2025Updated last year
- ☆363Updated this week
- The artifact for NDSS '25 paper "ASGARD: Protecting On-Device Deep Neural Networks with Virtualization-Based Trusted Execution Environmen…☆14Oct 16, 2025Updated 4 months ago
- ☆89Oct 18, 2023Updated 2 years ago
- ☆258Dec 22, 2022Updated 3 years ago
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆45Sep 1, 2025Updated 5 months ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆13Jul 1, 2024Updated last year
- VNEC: A Vectorized Non-Empty Column Format for SpMV on cross-platform multicore CPUs☆10Feb 6, 2024Updated 2 years ago
- Official code base of the BEVDet series .☆11Oct 9, 2022Updated 3 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 5 years ago
- A simple baremetal program template for RISC-V inspired from riscv benchmark tests☆11Apr 17, 2018Updated 7 years ago
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Jul 15, 2016Updated 9 years ago
- ☆10Feb 7, 2025Updated last year
- A standalone CXL-enabled system simulator.☆18Jan 10, 2026Updated last month
- Repo for Udacity Machine Learning Nanodegree☆10Feb 15, 2017Updated 9 years ago
- skeleton code for python module of Ganglia☆16Dec 9, 2010Updated 15 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- The open-sourced version of BOOM-Explorer☆45May 31, 2023Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆133Oct 4, 2025Updated 4 months ago
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago