Top project for RISC-V Matrix extension proposal and related opensource implementations.
☆39Mar 26, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-matrix-project
Users that are interested in riscv-matrix-project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Matrix Specification☆27Dec 2, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆13May 29, 2026Updated 2 months ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- RISC-V Integrated Matrix Development Repository☆26Updated this week
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Rocket-based RISC-V superscalar in-order core☆42Jul 12, 2026Updated last month
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆262Updated this week
- Unlimited Vector Extension with Data Streaming Support☆12Nov 25, 2024Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆186Apr 1, 2026Updated 4 months ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆105Updated this week
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆104Feb 10, 2026Updated 6 months ago
- XuanTie vendor extension Instruction Set spec☆47Jul 3, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 6 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆37Jul 27, 2026Updated 3 weeks ago
- CSiBE☆34Feb 17, 2022Updated 4 years ago
- HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA☆11Mar 13, 2026Updated 5 months ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆54Apr 11, 2020Updated 6 years ago
- VeeR EH2 core☆275Jul 20, 2026Updated 3 weeks ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18Jul 5, 2023Updated 3 years ago
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Apr 13, 2026Updated 4 months ago
- ☆379Aug 10, 2026Updated last week
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 11 months ago
- Spike with a coherence supported cache model☆14Jul 9, 2024Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆537Updated this week
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆17Aug 6, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆82Jul 18, 2026Updated last month
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 5 months ago
- ☆18Updated this week
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 6 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- A project implementing the CORDIC algorithm for computing cosines and sines using fixed-point decimals in Verilog code（使用定点小数在 verilog 代码…☆11Aug 19, 2023Updated 2 years ago