Top project for RISC-V Matrix extension proposal and related opensource implementations.
☆39Mar 26, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-matrix-project
Users that are interested in riscv-matrix-project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Matrix Specification☆27Dec 2, 2024Updated last year
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- RISC-V Integrated Matrix Development Repository☆27Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆190Apr 1, 2026Updated 7 months ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆155Aug 14, 2026Updated 2 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆265Oct 12, 2026Updated 3 weeks ago
- Unlimited Vector Extension with Data Streaming Support☆12Nov 25, 2024Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 4 years ago
- XuanTie vendor extension Instruction Set spec☆48Oct 15, 2026Updated 3 weeks ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 8 months ago
- VeeR EH2 core☆283Oct 6, 2026Updated last month
- An optimized neural network operator library for chips base on Xuantie CPU.☆105Feb 10, 2026Updated 8 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆39Jul 27, 2026Updated 3 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Tydi: an open specification for complex data structures over hardware streams☆16Mar 14, 2023Updated 3 years ago
- SiFive Kernel Library☆33Updated this week
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆107Updated this week
- Group administration repository for SIG: Vector☆11Apr 27, 2026Updated 6 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Apr 13, 2026Updated 6 months ago
- CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform☆16Nov 12, 2023Updated 2 years ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Apr 11, 2020Updated 6 years ago
- CSiBE☆34Feb 17, 2022Updated 4 years ago
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Jul 5, 2023Updated 3 years ago
- ☆11Oct 26, 2023Updated 3 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆562Oct 16, 2026Updated 3 weeks ago
- Spike with a coherence supported cache model☆14Jul 9, 2024Updated 2 years ago
- ☆382Oct 15, 2026Updated 3 weeks ago
- ☆325Jul 22, 2026Updated 3 months ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- ☆12May 20, 2021Updated 5 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆17Oct 14, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA☆11Mar 13, 2026Updated 7 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆52Jan 31, 2022Updated 4 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 7 months ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- ☆18Aug 17, 2026Updated 2 months ago