Top project for RISC-V Matrix extension proposal and related opensource implementations.
☆38Mar 26, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-matrix-project
Users that are interested in riscv-matrix-project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Matrix Specification☆26Dec 2, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆12May 29, 2026Updated last month
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- RISC-V Integrated Matrix Development Repository☆25Updated this week
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A Rocket-based RISC-V superscalar in-order core☆42Jul 12, 2026Updated 2 weeks ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Jul 9, 2026Updated 2 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆260Updated this week
- Unlimited Vector Extension with Data Streaming Support☆12Nov 25, 2024Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆186Apr 1, 2026Updated 3 months ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆104Updated this week
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆103Feb 10, 2026Updated 5 months ago
- CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform☆13Nov 12, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- XuanTie vendor extension Instruction Set spec☆45Jul 3, 2026Updated 3 weeks ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Updated this week
- Administrative repository for the Integrated Matrix Extension Task Group☆36Updated this week
- CSiBE☆34Feb 17, 2022Updated 4 years ago
- HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA☆11Mar 13, 2026Updated 4 months ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆55Apr 11, 2020Updated 6 years ago
- VeeR EH2 core☆274Jul 20, 2026Updated last week
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Apr 13, 2026Updated 3 months ago
- ☆378Jul 21, 2026Updated last week
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 10 months ago
- Spike with a coherence supported cache model☆14Jul 9, 2024Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆532Jun 8, 2026Updated last month
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆17Updated this week
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆82Jul 18, 2026Updated last week
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 4 months ago
- ☆18Apr 17, 2026Updated 3 months ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 6 years ago
- A project implementing the CORDIC algorithm for computing cosines and sines using fixed-point decimals in Verilog code（使用定点小数在 verilog 代码…☆11Aug 19, 2023Updated 2 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 4 years ago
- Administrative repository for the Attached Matrix Facility Task Group☆14Dec 11, 2023Updated 2 years ago