Top project for RISC-V Matrix extension proposal and related opensource implementations.
☆38Mar 26, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-matrix-project
Users that are interested in riscv-matrix-project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Matrix Specification☆26Dec 2, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆12Jan 14, 2026Updated 4 months ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆247May 19, 2026Updated last week
- Unlimited Vector Extension with Data Streaming Support☆12Nov 25, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17May 21, 2026Updated last week
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 3 months ago
- CSiBE☆34Feb 17, 2022Updated 4 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆49May 13, 2026Updated 2 weeks ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- Unit tests generator for RVV 1.0☆111Updated this week
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆99Oct 6, 2025Updated 7 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆16May 22, 2026Updated last week
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Apr 13, 2026Updated last month
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 8 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆182Apr 1, 2026Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆523May 6, 2026Updated 3 weeks ago
- ☆374Apr 25, 2026Updated last month
- ☆265Dec 22, 2022Updated 3 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The artifact for NDSS '25 paper "ASGARD: Protecting On-Device Deep Neural Networks with Virtualization-Based Trusted Execution Environmen…☆15Oct 16, 2025Updated 7 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆82Apr 28, 2026Updated last month
- Spike with a coherence supported cache model☆14Jul 9, 2024Updated last year
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆114Apr 12, 2025Updated last year
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- Basic start of TensorFlow with TensorBoard☆11Apr 9, 2016Updated 10 years ago
- ☆29Oct 25, 2025Updated 7 months ago
- Administrative repository for the Attached Matrix Facility Task Group☆14Dec 11, 2023Updated 2 years ago
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆20Apr 30, 2026Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆155May 20, 2026Updated last week
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 4 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆18Jan 21, 2026Updated 4 months ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- espresso logic minimizer (https://embedded.eecs.berkeley.edu/pubs/downloads/espresso/index.htm)☆17Oct 29, 2022Updated 3 years ago
- OpenCCA: An Open Framework to Enable Arm CCA Research☆22Sep 10, 2025Updated 8 months ago