riscv-stc / riscv-matrix-project
Top project for RISC-V Matrix extension proposal and related opensource implementations.
☆28Updated 11 months ago
Alternatives and similar repositories for riscv-matrix-project:
Users that are interested in riscv-matrix-project are comparing it to the libraries listed below
- RISC-V Matrix Specification☆19Updated 3 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated last week
- Vector processor for RISC-V vector ISA☆116Updated 4 years ago
- Pure digital components of a UCIe controller☆56Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆186Updated last week
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- Unit tests generator for RVV 1.0☆79Updated this week
- Advanced Architecture Labs with CVA6☆54Updated last year
- eyeriss-chisel3☆40Updated 2 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆21Updated 6 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated last week
- some knowleage about SystemC/TLM etc.☆24Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆64Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆68Updated last week
- GPGPU supporting RISCV-V, developed with verilog HDL☆88Updated 3 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆132Updated last month
- ☆23Updated 7 months ago
- An Open-Source Tool for CGRA Accelerators☆59Updated 2 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆145Updated 2 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- ☆31Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- ☆128Updated 3 weeks ago
- An AXI4 crossbar implementation in SystemVerilog☆137Updated last month
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆93Updated 4 years ago
- ☆41Updated 6 years ago
- A Fast, Low-Overhead On-chip Network☆182Updated this week