riscv-stc / riscv-matrix-projectLinks
Top project for RISC-V Matrix extension proposal and related opensource implementations.
☆30Updated last year
Alternatives and similar repositories for riscv-matrix-project
Users that are interested in riscv-matrix-project are comparing it to the libraries listed below
Sorting:
- RISC-V Matrix Specification☆22Updated 6 months ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆101Updated 3 months ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 8 months ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 2 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆24Updated 2 weeks ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆86Updated this week
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- An integrated CGRA design framework☆89Updated 2 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 3 months ago
- some knowleage about SystemC/TLM etc.☆24Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- Pure digital components of a UCIe controller☆63Updated this week
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- ☆66Updated 3 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆152Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- RiVEC Bencmark Suite☆116Updated 6 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- ☆159Updated last month
- ☆49Updated 6 years ago
- SystemC training aimed at TLM.☆29Updated 4 years ago