ics-jku / riscv-vp-plusplusLinks
RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute for Complex Systems, Johannes Kepler University, Linz.
☆38Updated last month
Alternatives and similar repositories for riscv-vp-plusplus
Users that are interested in riscv-vp-plusplus are comparing it to the libraries listed below
Sorting:
- RISC-V Virtual Prototype☆44Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 9 months ago
- ☆70Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆29Updated last month
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Advanced Architecture Labs with CVA6☆65Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 weeks ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 9 months ago
- Project repo for the POSH on-chip network generator☆48Updated 4 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆58Updated last week
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆19Updated 8 months ago
- ☆30Updated 2 weeks ago
- The official NaplesPU hardware code repository☆17Updated 5 years ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆65Updated 2 months ago
- matrix-coprocessor for RISC-V☆19Updated 3 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- BlackParrot on Zynq☆43Updated 4 months ago
- ☆15Updated last month