ics-jku / riscv-vp-plusplus
RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute for Complex Systems, Johannes Kepler University, Linz.
☆31Updated 3 weeks ago
Alternatives and similar repositories for riscv-vp-plusplus:
Users that are interested in riscv-vp-plusplus are comparing it to the libraries listed below
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 5 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆33Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆18Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆56Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- The RTL source for AnyCore RISC-V☆31Updated 3 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- ☆41Updated 6 years ago
- Original test vector of RISC-V Vector Extension☆11Updated 4 years ago
- RISC-V Virtual Prototype☆41Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆30Updated last week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- ☆32Updated last month
- Platform Level Interrupt Controller☆37Updated 10 months ago
- SystemC Common Practices (SCP)☆27Updated 3 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆45Updated 5 months ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 4 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- RISC-V Matrix Specification☆19Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆10Updated last year
- Wraps the NVDLA project for Chipyard integration☆19Updated this week
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆37Updated 6 months ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- ☆23Updated 3 weeks ago