ics-jku / riscv-vp-plusplusLinks
RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute for Complex Systems, Johannes Kepler University, Linz.
☆47Updated last week
Alternatives and similar repositories for riscv-vp-plusplus
Users that are interested in riscv-vp-plusplus are comparing it to the libraries listed below
Sorting:
- RISC-V Virtual Prototype☆45Updated 4 years ago
- matrix-coprocessor for RISC-V☆26Updated 2 weeks ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 2 weeks ago
- SystemVerilog Functional Coverage for RISC-V ISA☆33Updated 2 weeks ago
- Advanced Architecture Labs with CVA6☆71Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- Administrative repository for the Integrated Matrix Extension Task Group☆30Updated last week
- ☆89Updated last week
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆125Updated last week
- ☆35Updated last week
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- RISC-V Matrix Specification☆23Updated last year
- Development of a Network on Chip Simulation using SystemC.☆33Updated 8 years ago
- ☆21Updated last month
- HLS for Networks-on-Chip☆38Updated 4 years ago
- ☆33Updated last month
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated 3 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- ☆57Updated 6 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 6 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- SystemC training aimed at TLM.☆34Updated 5 years ago
- ☆12Updated 2 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated last year