ics-jku / riscv-vp-plusplus
RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute for Complex Systems, Johannes Kepler University, Linz.
☆24Updated last month
Related projects ⓘ
Alternatives and complementary repositories for riscv-vp-plusplus
- DUTH RISC-V Superscalar Microprocessor☆28Updated 2 weeks ago
- SystemC training aimed at TLM.☆26Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆32Updated last year
- ☆37Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆48Updated last month
- HLS for Networks-on-Chip☆30Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆9Updated last year
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆24Updated last year
- ☆25Updated 4 years ago
- ☆22Updated 5 years ago
- Ratatoskr NoC Simulator☆20Updated 3 years ago
- Network on Chip for MPSoC☆25Updated last week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆58Updated last week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year
- ☆31Updated last month
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- RISC-V Virtual Prototype☆36Updated 3 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- ☆20Updated last month