ics-jku / riscv-vp-plusplusView external linksLinks
RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute for Complex Systems, Johannes Kepler University, Linz.
☆48Updated this week
Alternatives and similar repositories for riscv-vp-plusplus
Users that are interested in riscv-vp-plusplus are comparing it to the libraries listed below
Sorting:
- ☆19Updated this week
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆17Sep 17, 2013Updated 12 years ago
- RISC-V Virtual Prototype☆46Oct 1, 2021Updated 4 years ago
- RISC-V Virtual Prototype☆186Dec 13, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 8, 2026Updated last week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Jan 12, 2026Updated last month
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆30Aug 23, 2018Updated 7 years ago
- Qbox☆83Updated this week
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated 10 months ago
- A modeling library with virtual components for SystemC and TLM simulators☆179Updated this week
- ☆37Updated this week
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- RISC-V SST CPU Component☆24Jan 23, 2026Updated 3 weeks ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 3, 2026Updated last week
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- A parallel and distributed simulator for thousand-core chips☆27Apr 10, 2018Updated 7 years ago
- Algorithmic C Machine Learning Library☆26Jan 6, 2026Updated last month
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 8 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43May 5, 2023Updated 2 years ago
- ☆151Oct 6, 2023Updated 2 years ago
- SystemC Common Practices (SCP)☆34Dec 1, 2025Updated 2 months ago
- QEMU libsystemctlm-soc co-simulation demos.☆159May 21, 2025Updated 8 months ago
- Handle Fast Signal Traces (fst) in Python☆14Jun 11, 2025Updated 8 months ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆24Updated this week
- ☆14Feb 2, 2026Updated last week
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year
- ☆15May 13, 2025Updated 9 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆129Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆268May 21, 2025Updated 8 months ago
- RISC-V SystemC-TLM simulator☆338Nov 8, 2025Updated 3 months ago
- Vector Bazel Rules and Toolchains☆14Jan 26, 2026Updated 2 weeks ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Feb 8, 2026Updated last week
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Updated this week
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 2 years ago
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 6 years ago
- ☆15Dec 15, 2022Updated 3 years ago