ics-jku / riscv-vp-plusplusLinks
RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute for Complex Systems, Johannes Kepler University, Linz.
☆45Updated last week
Alternatives and similar repositories for riscv-vp-plusplus
Users that are interested in riscv-vp-plusplus are comparing it to the libraries listed below
Sorting:
- RISC-V Virtual Prototype☆44Updated 4 years ago
- Advanced Architecture Labs with CVA6☆69Updated last year
- ☆34Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆29Updated 2 weeks ago
- RISC-V Matrix Specification☆23Updated 11 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- matrix-coprocessor for RISC-V☆25Updated 6 months ago
- Development of a Network on Chip Simulation using SystemC.☆33Updated 8 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆32Updated 5 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆64Updated last week
- ☆56Updated 6 years ago
- ☆17Updated this week
- ☆87Updated this week
- ☆30Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆29Updated last month
- Open source RTL simulation acceleration on commodity hardware☆31Updated 2 years ago
- Public release☆57Updated 6 years ago
- ☆12Updated last month
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆36Updated this week
- ☆27Updated 6 years ago
- ☆54Updated 6 months ago