ics-jku / riscv-vp-plusplusLinks
RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute for Complex Systems, Johannes Kepler University, Linz.
☆43Updated this week
Alternatives and similar repositories for riscv-vp-plusplus
Users that are interested in riscv-vp-plusplus are comparing it to the libraries listed below
Sorting:
- RISC-V Virtual Prototype☆44Updated 4 years ago
- matrix-coprocessor for RISC-V☆20Updated 6 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- Administrative repository for the Integrated Matrix Extension Task Group☆27Updated last week
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- ☆80Updated this week
- HLS for Networks-on-Chip☆36Updated 4 years ago
- ☆27Updated 6 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 4 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆61Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆32Updated last week
- ☆16Updated 4 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆23Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- ☆30Updated 3 weeks ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- ☆27Updated last year
- A tool to generate optimized hardware files for univariate functions.☆28Updated last year
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- Project repo for the POSH on-chip network generator☆50Updated 7 months ago