ics-jku / riscv-vp-plusplusLinks
RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute for Complex Systems, Johannes Kepler University, Linz.
☆37Updated last week
Alternatives and similar repositories for riscv-vp-plusplus
Users that are interested in riscv-vp-plusplus are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- ☆64Updated last week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆35Updated 2 years ago
- ☆30Updated 2 months ago
- matrix-coprocessor for RISC-V☆18Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated 2 months ago
- ☆33Updated 3 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆39Updated last month
- YosysHQ SVA AXI Properties☆40Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 7 months ago
- RISC-V Matrix Specification☆22Updated 6 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- Advanced Architecture Labs with CVA6☆62Updated last year
- Platform Level Interrupt Controller☆41Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated this week
- DUTH RISC-V Microprocessor☆20Updated 6 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago