ics-jku / riscv-vp-plusplus
RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute for Complex Systems, Johannes Kepler University, Linz.
☆32Updated last month
Alternatives and similar repositories for riscv-vp-plusplus:
Users that are interested in riscv-vp-plusplus are comparing it to the libraries listed below
- SystemVerilog Functional Coverage for RISC-V ISA☆26Updated 6 months ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆32Updated 2 weeks ago
- RISC-V Virtual Prototype☆41Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆31Updated this week
- HLS for Networks-on-Chip☆33Updated 4 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆18Updated 2 weeks ago
- Open source RTL simulation acceleration on commodity hardware☆25Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆33Updated last year
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆20Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆22Updated 6 years ago
- ☆53Updated this week
- ☆18Updated 3 weeks ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆11Updated last week
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆56Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆25Updated last week
- Simple UVM environment for experimenting with Verilator.☆19Updated 3 months ago
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆37Updated 6 months ago
- Wraps the NVDLA project for Chipyard integration☆19Updated 2 weeks ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆81Updated 5 months ago
- RISC-V Matrix Specification☆19Updated 4 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Platform Level Interrupt Controller☆38Updated 10 months ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago