ics-jku / riscv-vp-plusplus
RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute for Complex Systems, Johannes Kepler University, Linz.
☆32Updated last month
Alternatives and similar repositories for riscv-vp-plusplus:
Users that are interested in riscv-vp-plusplus are comparing it to the libraries listed below
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆33Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆26Updated 6 months ago
- ☆53Updated this week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆56Updated this week
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- A Rocket-based RISC-V superscalar in-order core☆31Updated this week
- ☆25Updated this week
- HLS for Networks-on-Chip☆33Updated 4 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- ☆32Updated last week
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Original test vector of RISC-V Vector Extension☆11Updated 4 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆18Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆33Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- RISC-V Virtual Prototype☆41Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆11Updated last week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆22Updated this week
- Open source RTL simulation acceleration on commodity hardware☆25Updated last year
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆16Updated 3 weeks ago
- Platform Level Interrupt Controller☆38Updated 10 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago