ics-jku / riscv-vp-plusplusLinks
RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute for Complex Systems, Johannes Kepler University, Linz.
☆48Updated last month
Alternatives and similar repositories for riscv-vp-plusplus
Users that are interested in riscv-vp-plusplus are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- matrix-coprocessor for RISC-V☆28Updated last month
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 7 years ago
- Development of a Network on Chip Simulation using SystemC.☆33Updated 8 years ago
- Advanced Architecture Labs with CVA6☆72Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- ☆90Updated 3 weeks ago
- RISC-V Virtual Prototype☆46Updated 4 years ago
- ☆28Updated 6 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆33Updated last month
- Administrative repository for the Integrated Matrix Extension Task Group☆32Updated last month
- HLS for Networks-on-Chip☆39Updated 4 years ago
- ☆33Updated last month
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆31Updated this week
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last week
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆77Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last month
- Public release☆58Updated 6 years ago
- RISC-V Matrix Specification☆24Updated last year
- ☆21Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆127Updated this week
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago