Self checking RISC-V directed tests
☆125Jun 3, 2025Updated last year
Alternatives and similar repositories for riscv_arch_tests
Users that are interested in riscv_arch_tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- ☆95Updated this week
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated 9 months ago
- ☆30Mar 1, 2025Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆260Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆22Jun 14, 2026Updated last month
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆69Jul 11, 2026Updated 2 weeks ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Instruction Set Generator initially contributed by Futurewei☆311Oct 17, 2023Updated 2 years ago
- VeeR EL2 Core☆342Updated this week
- Setup scripts and files needed to compile CoreMark on RISC-V☆73Jul 19, 2024Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆164Updated this week
- PQR5ASM is a RISC-V Assembler compliant with RV32IM☆19Updated this week
- A Reconfigurable RISC-V Core for Approximate Computing☆131May 30, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Random instruction generator for RISC-V processor verification☆1,330Apr 3, 2026Updated 3 months ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- ☆1,229Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆757Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆153Jul 14, 2026Updated 2 weeks ago
- ☆157Oct 6, 2023Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆124Sep 20, 2023Updated 2 years ago
- ☆36Nov 4, 2024Updated last year
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The OpenPiton Platform☆17Aug 14, 2024Updated last year
- RISC-V Nexus Trace TG documentation and reference code☆63Jul 21, 2026Updated last week
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 6 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆704Jul 17, 2026Updated last week
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Jun 22, 2024Updated 2 years ago
- IOPMP IP☆26Jul 11, 2025Updated last year
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆41Jun 4, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆202Dec 14, 2023Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆84Jan 2, 2021Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 3 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Jul 21, 2026Updated last week
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆49Jan 4, 2025Updated last year
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 2 years ago
- Platform Level Interrupt Controller☆49May 10, 2024Updated 2 years ago