Self checking RISC-V directed tests
☆126Jun 3, 2025Updated last year
Alternatives and similar repositories for riscv_arch_tests
Users that are interested in riscv_arch_tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated last year
- ☆99Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆265Oct 12, 2026Updated 3 weeks ago
- ☆29Mar 1, 2025Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆72Sep 16, 2026Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆74Jun 28, 2025Updated last year
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆26Jun 14, 2026Updated 4 months ago
- fbDOOM with RISC-V Vector optimizations☆18Aug 30, 2023Updated 3 years ago
- Random instruction generator for RISC-V processor verification☆1,376Oct 28, 2026Updated last week
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 9 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- Instruction Set Generator initially contributed by Futurewei☆322Oct 17, 2023Updated 3 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆76Jul 19, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆1,258Oct 19, 2026Updated 2 weeks ago
- VeeR EL2 Core☆349Updated this week
- ☆35Nov 4, 2024Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆180Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆807Updated this week
- ☆158Oct 6, 2023Updated 3 years ago
- ☆13Nov 9, 2023Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆159Updated this week
- ☆18Oct 6, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PQR5ASM is a RISC-V Assembler compliant with RV32IM☆19Aug 6, 2026Updated 3 months ago
- Unit tests generator for RVV 1.0☆118May 25, 2026Updated 5 months ago
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆138Updated this week
- ☆204Dec 14, 2023Updated 2 years ago
- A Reconfigurable RISC-V Core for Approximate Computing☆132May 30, 2025Updated last year
- New implementation of protocols☆15Updated this week
- Tenstorrent reference design (harness) for the Open Chiplet Atlas (OCA) architecture☆23Updated this week
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 8 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆32Jun 22, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Spike, a RISC-V ISA Simulator☆3,273Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆739Updated this week
- RISCV C and Triton AI-Benchmark☆26Jan 28, 2026Updated 9 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆226Updated this week
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- The OpenPiton Platform☆17Aug 14, 2024Updated 2 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆47Nov 24, 2025Updated 11 months ago