Self checking RISC-V directed tests
☆120Jun 3, 2025Updated 11 months ago
Alternatives and similar repositories for riscv_arch_tests
Users that are interested in riscv_arch_tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆87May 17, 2026Updated last week
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆25Oct 15, 2025Updated 7 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 11 months ago
- ☆30Mar 1, 2025Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆247May 19, 2026Updated last week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆156Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Instruction Set Generator initially contributed by Futurewei☆310Oct 17, 2023Updated 2 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆74Jul 19, 2024Updated last year
- VeeR EL2 Core☆338May 22, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,303Apr 3, 2026Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆146Apr 23, 2026Updated last month
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Apr 18, 2025Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- ☆1,189May 1, 2026Updated 3 weeks ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated last year
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆711Updated this week
- ☆155Oct 6, 2023Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆122Sep 20, 2023Updated 2 years ago
- A Reconfigurable RISC-V Core for Approximate Computing☆130May 30, 2025Updated 11 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212May 21, 2026Updated last week
- ☆36Nov 4, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- RISC-V Nexus Trace TG documentation and reference code☆61Apr 8, 2026Updated last month
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 4 months ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆64May 20, 2026Updated last week
- The OpenPiton Platform☆17Aug 14, 2024Updated last year
- ☆23Apr 24, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆682Apr 16, 2026Updated last month
- CROSSCON-Hypervisor, a Lightweight Hypervisor☆22May 4, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆55May 22, 2026Updated last week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆149Apr 19, 2026Updated last month
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆79Jan 2, 2021Updated 5 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 3 years ago
- ☆201Dec 14, 2023Updated 2 years ago
- ☆138Apr 24, 2026Updated last month