Self checking RISC-V directed tests
☆124Jun 3, 2025Updated last year
Alternatives and similar repositories for riscv_arch_tests
Users that are interested in riscv_arch_tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆88Jun 11, 2026Updated last week
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated 8 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 11 months ago
- ☆30Mar 1, 2025Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆255Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆159Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆74Jul 19, 2024Updated last year
- VeeR EL2 Core☆338Jun 5, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,313Apr 3, 2026Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆148Apr 23, 2026Updated last month
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Apr 18, 2025Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- ☆1,203Jun 3, 2026Updated 2 weeks ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated last year
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆726Updated this week
- ☆155Oct 6, 2023Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆123Sep 20, 2023Updated 2 years ago
- A Reconfigurable RISC-V Core for Approximate Computing☆130May 30, 2025Updated last year
- ☆36Nov 4, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆218Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- RISC-V Nexus Trace TG documentation and reference code☆61Apr 8, 2026Updated 2 months ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 5 months ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆66Jun 11, 2026Updated last week
- The OpenPiton Platform☆17Aug 14, 2024Updated last year
- ☆23Apr 24, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆687May 27, 2026Updated 3 weeks ago
- CROSSCON-Hypervisor, a Lightweight Hypervisor☆22Jun 11, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆57May 26, 2026Updated 3 weeks ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆151Jun 11, 2026Updated last week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆81Jan 2, 2021Updated 5 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 3 years ago
- ☆201Dec 14, 2023Updated 2 years ago
- ☆142Jun 8, 2026Updated last week