☆81Feb 7, 2026Updated last month
Alternatives and similar repositories for whisper
Users that are interested in whisper are comparing it to the libraries listed below
Sorting:
- ☆152Oct 6, 2023Updated 2 years ago
- Self checking RISC-V directed tests☆119Jun 3, 2025Updated 9 months ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 3 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆235Jan 14, 2026Updated last month
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆57Dec 3, 2025Updated 3 months ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆33Dec 15, 2025Updated 2 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- VCD (Value Change Dump) Tracing for C++☆14Mar 1, 2026Updated last week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆211Feb 8, 2026Updated last month
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 3 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆24Oct 15, 2025Updated 4 months ago
- RISC-V SST CPU Component☆24Jan 23, 2026Updated last month
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆106Feb 5, 2026Updated last month
- Xtext project to parse CoreDSL files☆24Oct 17, 2025Updated 4 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆12May 17, 2024Updated last year
- ☆11May 30, 2024Updated last year
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆136Feb 25, 2026Updated last week
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- ☆14Feb 2, 2026Updated last month
- Repository for AI model benchmarking on TT-Buda☆15Feb 9, 2026Updated last month
- Tenstorrent Topology (TT-Topology) is a command line utility used to flash multiple NB cards on a system to use specific eth routing conf…☆16Feb 26, 2026Updated last week
- Open source ISS and logic RISC-V 32 bit project☆60Jan 20, 2026Updated last month
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- Simple experiments on Tenstorrent GraySkull e75 chip☆13Aug 28, 2024Updated last year
- ☆21Sep 26, 2025Updated 5 months ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- TEMPORARY FORK of the riscv-compliance repository☆32Mar 31, 2021Updated 4 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated last month
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆84Jan 28, 2026Updated last month
- Clarvi simple RISC-V processor for teaching☆57Aug 25, 2017Updated 8 years ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆16Sep 1, 2023Updated 2 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last month