☆99Nov 3, 2026Updated this week
Alternatives and similar repositories for whisper
Users that are interested in whisper are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆265Oct 12, 2026Updated 3 weeks ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆72Sep 16, 2026Updated last month
- ☆158Oct 6, 2023Updated 3 years ago
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated last year
- A hardware verification framework in Rust, inspired by the UVM.☆14Oct 28, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Self checking RISC-V directed tests☆126Jun 3, 2025Updated last year
- A light-weight hardware oriented synchronous stream cipher.☆13Mar 19, 2022Updated 4 years ago
- ☆93Updated this week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆226Updated this week
- ☆13Jun 9, 2026Updated 4 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆15Jan 30, 2024Updated 2 years ago
- The Scale4Edge ecosystem VP☆10Aug 4, 2025Updated last year
- ☆24Sep 26, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15Oct 26, 2026Updated last week
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 9 months ago
- Tenstorrent Blackhole P100/P150 card RISC-V Linux demo 🐧☆60Aug 14, 2026Updated 2 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- ☆29Mar 1, 2025Updated last year
- ☆35Oct 28, 2026Updated last week
- Tenstorrent Topology (TT-Topology) is a command line utility used to flash multiple NB cards on a system to use specific eth routing conf…☆16Jul 23, 2026Updated 3 months ago
- Repository for AI model benchmarking on TT-Buda☆15Feb 9, 2026Updated 8 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆180Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Sail RISC-V model☆797Updated this week
- RISC-V Torture Test☆226Jul 11, 2024Updated 2 years ago
- Communication framework for RTL simulation and emulation.☆325Oct 26, 2026Updated last week
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- Instruction Set Generator initially contributed by Futurewei☆322Oct 17, 2023Updated 3 years ago
- VCD (Value Change Dump) Tracing for C++☆15Apr 30, 2026Updated 6 months ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆159Updated this week
- QEMU libsystemctlm-soc co-simulation demos.☆175Jun 25, 2026Updated 4 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆40Mar 6, 2026Updated 8 months ago
- A comprehensive tool for visualizing and analyzing model execution, offering interactive graphs, memory plots, tensor details, buffer ove…☆59Updated this week
- Towards an Automated Triple Modular Redundancy (TMR) EDA flow for Yosys.☆12Aug 17, 2026Updated 2 months ago
- A simulator integrates ChampSim and Ramulator.☆24Aug 30, 2026Updated 2 months ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆96Jul 15, 2026Updated 3 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆13Oct 9, 2026Updated 3 weeks ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆807Updated this week