☆94Jul 28, 2026Updated this week
Alternatives and similar repositories for whisper
Users that are interested in whisper are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆260Updated this week
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆69Jul 11, 2026Updated 2 weeks ago
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated 9 months ago
- ☆157Oct 6, 2023Updated 2 years ago
- Self checking RISC-V directed tests☆125Jun 3, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- ☆92Jul 15, 2026Updated 2 weeks ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆221May 29, 2026Updated 2 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Repository for AI model benchmarking on TT-Buda☆16Feb 9, 2026Updated 5 months ago
- ☆22Sep 26, 2025Updated 10 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Tenstorrent Blackhole P100/P150 card RISC-V Linux demo 🐧☆58May 22, 2026Updated 2 months ago
- Tenstorrent Topology (TT-Topology) is a command line utility used to flash multiple NB cards on a system to use specific eth routing conf…☆16Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆31Jun 15, 2026Updated last month
- ☆19Jul 9, 2026Updated 2 weeks ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- RISC-V Torture Test☆219Jul 11, 2024Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆153Jul 14, 2026Updated 2 weeks ago
- VCD (Value Change Dump) Tracing for C++☆15Apr 30, 2026Updated 2 months ago
- ☆40Mar 6, 2026Updated 4 months ago
- Simple experiments on Tenstorrent GraySkull e75 chip☆14Aug 28, 2024Updated last year
- TEMPORARY FORK of the riscv-compliance repository☆34Mar 31, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆589Jul 19, 2026Updated last week
- A simulator integrates ChampSim and Ramulator.☆23Jul 20, 2026Updated last week
- ☆11Jun 10, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆12May 29, 2026Updated 2 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆36Updated this week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆164Updated this week
- ☆39Updated this week
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated 10 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A low level hardware debugger☆21Updated this week
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆19Nov 11, 2025Updated 8 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆41Jul 22, 2026Updated last week
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆23Dec 5, 2024Updated last year