tenstorrent / whisperLinks
☆43Updated 3 weeks ago
Alternatives and similar repositories for whisper
Users that are interested in whisper are comparing it to the libraries listed below
Sorting:
- Self checking RISC-V directed tests☆108Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆108Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- ☆61Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- An energy-efficient RISC-V floating-point compute cluster.☆84Updated this week
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆43Updated 7 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆36Updated 3 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆94Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- RISC-V Matrix Specification☆22Updated 6 months ago
- ☆95Updated last year
- The multi-core cluster of a PULP system.☆97Updated this week
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆12Updated 3 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆35Updated 4 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆26Updated 8 months ago
- Simple runtime for Pulp platforms☆48Updated this week
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆30Updated last year
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆101Updated 2 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆77Updated 8 months ago
- The specification for the FIRRTL language☆56Updated this week
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆116Updated this week