☆96Aug 11, 2026Updated last week
Alternatives and similar repositories for whisper
Users that are interested in whisper are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆262Updated this week
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆69Aug 11, 2026Updated last week
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated 10 months ago
- ☆158Oct 6, 2023Updated 2 years ago
- Self checking RISC-V directed tests☆125Jun 3, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- ☆92Updated this week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆221May 29, 2026Updated 2 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Repository for AI model benchmarking on TT-Buda☆16Feb 9, 2026Updated 6 months ago
- ☆22Sep 26, 2025Updated 10 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Tenstorrent Blackhole P100/P150 card RISC-V Linux demo 🐧☆59Updated this week
- Tenstorrent Topology (TT-Topology) is a command line utility used to flash multiple NB cards on a system to use specific eth routing conf…☆16Jul 23, 2026Updated 3 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆32Jun 15, 2026Updated 2 months ago
- ☆20Aug 6, 2026Updated last week
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- RISC-V Torture Test☆221Jul 11, 2024Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆154Jul 14, 2026Updated last month
- VCD (Value Change Dump) Tracing for C++☆15Apr 30, 2026Updated 3 months ago
- ☆40Mar 6, 2026Updated 5 months ago
- Simple experiments on Tenstorrent GraySkull e75 chip☆14Aug 28, 2024Updated last year
- TEMPORARY FORK of the riscv-compliance repository☆34Mar 31, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆601Jul 19, 2026Updated 3 weeks ago
- A simulator integrates ChampSim and Ramulator.☆23Updated this week
- ☆11Jun 10, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆13May 29, 2026Updated 2 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆37Jul 27, 2026Updated 3 weeks ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆166Updated this week
- ☆40Updated this week
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated 11 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A low level hardware debugger☆21Updated this week
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆20Nov 11, 2025Updated 9 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆43Updated this week
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆23Dec 5, 2024Updated last year