☆97Oct 10, 2026Updated last week
Alternatives and similar repositories for whisper
Users that are interested in whisper are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆264Oct 9, 2026Updated last week
- ☆159Oct 6, 2023Updated 3 years ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆72Sep 16, 2026Updated last month
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated last year
- Self checking RISC-V directed tests☆124Jun 3, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- ☆92Updated this week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆223Oct 10, 2026Updated last week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- ☆22Sep 26, 2025Updated last year
- Repository for AI model benchmarking on TT-Buda☆15Feb 9, 2026Updated 8 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Tenstorrent Blackhole P100/P150 card RISC-V Linux demo 🐧☆60Aug 14, 2026Updated 2 months ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆34Sep 28, 2026Updated 2 weeks ago
- Tenstorrent Topology (TT-Topology) is a command line utility used to flash multiple NB cards on a system to use specific eth routing conf…☆16Jul 23, 2026Updated 2 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- ☆22Updated this week
- QEMU libsystemctlm-soc co-simulation demos.☆175Jun 25, 2026Updated 3 months ago
- RISC-V Torture Test☆225Jul 11, 2024Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆158Updated this week
- VCD (Value Change Dump) Tracing for C++☆15Apr 30, 2026Updated 5 months ago
- ☆40Mar 6, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆42Dec 8, 2024Updated last year
- Simple experiments on Tenstorrent GraySkull e75 chip☆14Aug 28, 2024Updated 2 years ago
- TEMPORARY FORK of the riscv-compliance repository☆34Mar 31, 2021Updated 5 years ago
- A simulator integrates ChampSim and Ramulator.☆24Aug 30, 2026Updated last month
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆647Updated this week
- ☆11Jun 10, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆13Oct 9, 2026Updated last week
- Administrative repository for the Integrated Matrix Extension Task Group☆39Jul 27, 2026Updated 2 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A low level hardware debugger☆21Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆176Updated this week
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated last year
- The purpose of the repo is to support CORE-V Wally architectural verification☆20Nov 11, 2025Updated 11 months ago
- ☆44Updated this week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆46Updated this week
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆23Dec 5, 2024Updated last year