☆96Sep 26, 2026Updated this week
Alternatives and similar repositories for whisper
Users that are interested in whisper are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆263Aug 18, 2026Updated last month
- ☆158Oct 6, 2023Updated 2 years ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆71Sep 16, 2026Updated last week
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated 11 months ago
- Self checking RISC-V directed tests☆125Jun 3, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- ☆92Updated this week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆220May 29, 2026Updated 3 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Repository for AI model benchmarking on TT-Buda☆15Feb 9, 2026Updated 7 months ago
- ☆22Sep 26, 2025Updated last year
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Tenstorrent Blackhole P100/P150 card RISC-V Linux demo 🐧☆59Aug 14, 2026Updated last month
- Tenstorrent Topology (TT-Topology) is a command line utility used to flash multiple NB cards on a system to use specific eth routing conf…☆16Jul 23, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆33Sep 17, 2026Updated last week
- ☆20Aug 6, 2026Updated last month
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- RISC-V Torture Test☆223Jul 11, 2024Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆158Sep 3, 2026Updated 3 weeks ago
- VCD (Value Change Dump) Tracing for C++☆15Apr 30, 2026Updated 4 months ago
- QEMU libsystemctlm-soc co-simulation demos.☆174Jun 25, 2026Updated 3 months ago
- ☆40Mar 6, 2026Updated 6 months ago
- Simple experiments on Tenstorrent GraySkull e75 chip☆14Aug 28, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- TEMPORARY FORK of the riscv-compliance repository☆34Mar 31, 2021Updated 5 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆638Updated this week
- A simulator integrates ChampSim and Ramulator.☆24Aug 30, 2026Updated 3 weeks ago
- ☆11Jun 10, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆13May 29, 2026Updated 3 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆39Jul 27, 2026Updated 2 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆174Updated this week
- ☆44Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated last year
- A low level hardware debugger☆21Updated this week
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆15Jan 30, 2024Updated 2 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆20Nov 11, 2025Updated 10 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆45Sep 16, 2026Updated last week
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year