☆87May 17, 2026Updated last week
Alternatives and similar repositories for whisper
Users that are interested in whisper are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆155Oct 6, 2023Updated 2 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆64May 20, 2026Updated last week
- Self checking RISC-V directed tests☆120Jun 3, 2025Updated 11 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆247May 19, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated last month
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆216May 21, 2026Updated last week
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Tenstorrent Topology (TT-Topology) is a command line utility used to flash multiple NB cards on a system to use specific eth routing conf…☆16May 17, 2026Updated last week
- VCD (Value Change Dump) Tracing for C++☆15Apr 30, 2026Updated 3 weeks ago
- Repository for AI model benchmarking on TT-Buda☆16Feb 9, 2026Updated 3 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 2 years ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆25Oct 15, 2025Updated 7 months ago
- Xtext project to parse CoreDSL files☆23Apr 29, 2026Updated last month
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 9 months ago
- Frontend integration for PyTorch with tt-mlir☆24Mar 2, 2026Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆146Apr 23, 2026Updated last month
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆17May 21, 2026Updated last week
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 6 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆104May 10, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The purpose of the repo is to support CORE-V Wally architectural verification☆18Nov 11, 2025Updated 6 months ago
- RISC-V SST CPU Component☆24Apr 15, 2026Updated last month
- A collection of out-of-tree LLVM passes for teaching and learning☆17Aug 17, 2025Updated 9 months ago
- ☆19Apr 28, 2026Updated last month
- ☆22Sep 26, 2025Updated 8 months ago
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆125Feb 5, 2026Updated 3 months ago
- RFCs for changes to the Amaranth language and standard components☆18May 3, 2026Updated 3 weeks ago
- ☆38Mar 6, 2026Updated 2 months ago
- ☆38Dec 8, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 4 months ago
- Tenstorrent Kernel Module☆65Updated this week
- TEMPORARY FORK of the riscv-compliance repository☆34Mar 31, 2021Updated 5 years ago
- ☆15Feb 2, 2026Updated 3 months ago
- Clarvi simple RISC-V processor for teaching☆58Aug 25, 2017Updated 8 years ago
- Scalable Interface for RISC-V ISA Extensions☆26Apr 7, 2026Updated last month
- RISCV C and Triton AI-Benchmark☆25Jan 28, 2026Updated 4 months ago