tenstorrent / whisperLinks
☆59Updated last week
Alternatives and similar repositories for whisper
Users that are interested in whisper are comparing it to the libraries listed below
Sorting:
- Self checking RISC-V directed tests☆113Updated 4 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆188Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆115Updated 3 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Unit tests generator for RVV 1.0☆92Updated last month
- An energy-efficient RISC-V floating-point compute cluster.☆113Updated this week
- Open-source RTL logic simulator with CUDA acceleration☆225Updated 3 weeks ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- Administrative repository for the Integrated Matrix Extension Task Group☆29Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- ☆80Updated last week
- ☆148Updated 2 years ago
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- ☆190Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- ☆109Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- Modeling Architectural Platform☆211Updated this week