An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
☆12Jan 14, 2026Updated 3 months ago
Alternatives and similar repositories for chipyard
Users that are interested in chipyard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆247Jan 14, 2026Updated 3 months ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆38Mar 26, 2024Updated 2 years ago
- ☆19Aug 27, 2022Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- RISC-V Matrix Specification☆26Dec 2, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆19Jan 29, 2026Updated 3 months ago
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆18Updated this week
- Awaken spring. An entry in PyWeek 29.☆11Jan 23, 2022Updated 4 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆16May 9, 2024Updated last year
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated last year
- ☆18May 1, 2020Updated 6 years ago
- ☆15Jan 19, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆10Jun 4, 2021Updated 4 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- ☆15Oct 7, 2020Updated 5 years ago
- ☆12Apr 19, 2022Updated 4 years ago
- A Python ECS (Entity Component System)☆14Oct 5, 2024Updated last year
- Final year research project to design a programmable virtual switch based on the specifications of a TSN to be implemented on a TSN netwo…☆13Nov 17, 2020Updated 5 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Time Sensitive Network and Audio-Video Bridge document collection☆31May 13, 2018Updated 7 years ago
- Blackwire overview, status, roadmap and top-level documentation.☆17Aug 21, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Rocket Chip Generator☆13Jul 31, 2021Updated 4 years ago
- FocusFlow: Boosting Key-Points Optical Flow Estimation for Autonomous Driving☆11Jan 22, 2024Updated 2 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- This project implements the Titans architecture from the paper "Titans: Learning to Memorize at Test Time" for market data prediction.☆11Jan 19, 2025Updated last year
- Cray-LM unified training and inference stack.☆22Jan 30, 2025Updated last year
- Frontend integration for PyTorch with tt-mlir☆24Mar 2, 2026Updated 2 months ago
- FreeBSD src tree☆18Oct 12, 2020Updated 5 years ago
- Build scripts of ci.rvperf.org☆12Apr 10, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated last year
- ☆11Jun 4, 2024Updated last year
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆245Mar 4, 2026Updated 2 months ago
- NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)☆22Aug 23, 2018Updated 7 years ago
- ☆21May 8, 2025Updated 11 months ago
- JPEG编解码从零开始实现(python JPEG codec)☆10Jul 29, 2022Updated 3 years ago
- ☆16Apr 24, 2026Updated last week