Alternatives and similar repositories for chipyard

Users that are interested in chipyard are comparing it to the libraries listed below

• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆198Updated this week
• riscv-admin / graphics
  Graphics SIG organizational information
  ☆40Updated last year
• CEatBTU / FGPU
  FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.
  ☆61Updated 11 months ago
• vortexgpgpu / skybox
  Vortex Graphics
  ☆88Updated last year
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 5 months ago
• olofk / qerv
  ☆18Updated 6 months ago
• chipsalliance / t1
  ☆302Updated this week
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆114Updated 4 months ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆109Updated last month
• artecs-group / PERCIVAL
  Open-Source Posit RISC-V Core with Quire Capability
  ☆68Updated 10 months ago
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆115Updated 3 months ago
• westerndigitalcorporation / swerv_eh1_fpga
  FPGA reference design for the the Swerv EH1 Core
  ☆72Updated 5 years ago
• pulp-platform / hero
  Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…
  ☆113Updated 2 years ago
• openhwgroup / riscv-ovpsim-corev
  ☆11Updated last year
• tenstorrent / whisper
  ☆65Updated last week
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆121Updated last month
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆115Updated 5 months ago
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆124Updated last week
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆139Updated 2 years ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆90Updated 11 months ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆226Updated 2 years ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆154Updated this week
• pulp-platform / pulp_soc
  pulp_soc is the core building component of PULP based SoCs
  ☆81Updated 8 months ago
• AMDResearch / Riallto
  The Riallto Open Source Project from AMD
  ☆82Updated 7 months ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆124Updated 4 months ago
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆133Updated last week
• pulp-platform / occamy
  A high-efficiency system-on-chip for floating-point compute workloads.
  ☆43Updated 10 months ago
• chipsalliance / OmnixtendEndpoint
  Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.
  ☆18Updated 6 months ago
• dovebutch / tlv-comp
  ☆27Updated 9 months ago
• intel / fpga-npu
  ☆226Updated last year