tenstorrent / chipyardLinks
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
☆11Updated this week
Alternatives and similar repositories for chipyard
Users that are interested in chipyard are comparing it to the libraries listed below
Sorting:
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆205Updated this week
- Open-Source Posit RISC-V Core with Quire Capability☆68Updated 10 months ago
- Graphics SIG organizational information☆40Updated last year
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated 6 months ago
- The multi-core cluster of a PULP system.☆109Updated last month
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆115Updated 4 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆227Updated 2 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆62Updated last year
- ☆19Updated 7 months ago
- ☆27Updated 10 months ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- ☆304Updated last week
- FPGA Assembly (FASM) Parser and Generator☆98Updated 3 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- Universal Memory Interface (UMI)☆155Updated this week
- Vortex Graphics