An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
☆13Oct 9, 2026Updated 3 weeks ago
Alternatives and similar repositories for chipyard
Users that are interested in chipyard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆264Oct 12, 2026Updated 3 weeks ago
- ☆19Aug 27, 2022Updated 4 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆39Mar 26, 2024Updated 2 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- ☆23Sep 18, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- ☆10Jun 4, 2021Updated 5 years ago
- RISC-V Matrix Specification☆27Dec 2, 2024Updated last year
- FPGA Many-core Processor Implementation☆11Nov 27, 2024Updated last year
- Awaken spring. An entry in PyWeek 29.☆13Jan 23, 2022Updated 4 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 9 months ago
- Ibex RISC-V core extended with hardware acceleration of cryptography functions☆14May 10, 2024Updated 2 years ago
- A version of PicoSoc that runs from BRAM, with extra peripherals☆12Oct 26, 2019Updated 7 years ago
- UM-SJTU JI VE450 2021 Summer Capstone Design Project☆10Aug 4, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆12Jul 22, 2022Updated 4 years ago
- Verilog PreProcessor.☆12Nov 9, 2015Updated 10 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- ☆11Sep 25, 2026Updated last month
- A wishbone controlled PWM (audio) controller☆19Jan 16, 2024Updated 2 years ago
- An Interactive Binary Patching Plugin for IDA Pro☆12Aug 12, 2024Updated 2 years ago
- Tenstorrent Topology (TT-Topology) is a command line utility used to flash multiple NB cards on a system to use specific eth routing conf…☆16Jul 23, 2026Updated 3 months ago
- Software generation for Bare-metal RISC-V + NVDLA SoC☆13Sep 5, 2025Updated last year
- Final year research project to design a programmable virtual switch based on the specifications of a TSN to be implemented on a TSN netwo…☆13Nov 17, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- cheriot-kudu is a 32-bit dual-issue RISC-V MCU core with CHERIoT support☆19Updated this week
- Repo for uploading slides and other materials of RISC-V Summit China 2024☆12Oct 12, 2024Updated 2 years ago
- ☆14Oct 27, 2026Updated last week
- ☆12Apr 19, 2022Updated 4 years ago
- A Python ECS (Entity Component System)☆13Oct 5, 2024Updated 2 years ago
- ☆10Apr 2, 2019Updated 7 years ago
- ☆18May 1, 2020Updated 6 years ago
- This project implements the Titans architecture from the paper "Titans: Learning to Memorize at Test Time" for market data prediction.☆10Jan 19, 2025Updated last year
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FreeBSD src tree☆18Oct 12, 2020Updated 6 years ago
- ☆16Oct 7, 2020Updated 6 years ago
- RADIX-4 SRT division☆13Oct 31, 2019Updated 7 years ago
- End-to-End Mixed Precision Neural Network Co-Exploration Framework for Edge AI☆12Sep 21, 2026Updated last month
- Build scripts of ci.rvperf.org☆12Sep 23, 2026Updated last month
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆11Jul 1, 2024Updated 2 years ago