An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
☆12May 29, 2026Updated last month
Alternatives and similar repositories for chipyard
Users that are interested in chipyard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆38Mar 26, 2024Updated 2 years ago
- ☆19Aug 27, 2022Updated 3 years ago
- RISC-V Matrix Specification☆26Dec 2, 2024Updated last year
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆19Jan 29, 2026Updated 5 months ago
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆21Jun 17, 2026Updated 2 weeks ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A version of PicoSoc that runs from BRAM, with extra peripherals☆12Oct 26, 2019Updated 6 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago
- ☆15Jan 19, 2024Updated 2 years ago
- ☆10Jun 4, 2021Updated 5 years ago
- ☆15Oct 7, 2020Updated 5 years ago
- ☆12Apr 19, 2022Updated 4 years ago
- A Python ECS (Entity Component System)☆14Oct 5, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Final year research project to design a programmable virtual switch based on the specifications of a TSN to be implemented on a TSN netwo…☆13Nov 17, 2020Updated 5 years ago
- rust riscv64 xv6 reimplementation☆21Dec 8, 2023Updated 2 years ago
- Time Sensitive Network and Audio-Video Bridge document collection☆31May 13, 2018Updated 8 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Blackwire overview, status, roadmap and top-level documentation.☆17Aug 21, 2023Updated 2 years ago
- Rocket Chip Generator☆13Jul 31, 2021Updated 4 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆11Jul 1, 2024Updated 2 years ago
- This project implements the Titans architecture from the paper "Titans: Learning to Memorize at Test Time" for market data prediction.☆10Jan 19, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FreeBSD src tree☆18Oct 12, 2020Updated 5 years ago
- Build scripts of ci.rvperf.org☆12Apr 10, 2026Updated 2 months ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆24Mar 25, 2025Updated last year
- ☆13Jun 4, 2024Updated 2 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆249Updated this week
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆18May 5, 2026Updated 2 months ago
- ☆21May 8, 2025Updated last year
- JPEG编解码从零开始实现(python JPEG codec)☆10Jul 29, 2022Updated 3 years ago
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆17Jun 28, 2026Updated last week
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- A PyTorch implementation of [VCT](https://github.com/google-research/google-research/tree/master/vct)☆10Nov 25, 2022Updated 3 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆14May 9, 2022Updated 4 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆24Nov 21, 2020Updated 5 years ago
- Run Linux programs on DOS☆38Sep 30, 2023Updated 2 years ago