grayresearch / CXLinks
Proposed RISC-V Composable Custom Extensions Specification
☆71Updated last month
Alternatives and similar repositories for CX
Users that are interested in CX are comparing it to the libraries listed below
Sorting:
- RISC-V Nox core☆68Updated last month
- ☆49Updated 4 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- Library of open source Process Design Kits (PDKs)☆50Updated last week
- ☆32Updated 7 months ago
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated last week
- FPGA tool performance profiling☆102Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆83Updated 10 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- The OpenPiton Platform☆16Updated last year
- A configurable SRAM generator☆53Updated this week
- ☆56Updated 3 years ago
- ☆107Updated last week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- Open source ISS and logic RISC-V 32 bit project☆57Updated 2 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 10 months ago
- ☆72Updated last week
- ☆38Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago