grayresearch / CXLinks
Proposed RISC-V Composable Custom Extensions Specification
☆70Updated 3 months ago
Alternatives and similar repositories for CX
Users that are interested in CX are comparing it to the libraries listed below
Sorting:
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- Library of open source Process Design Kits (PDKs)☆56Updated last week
- RISC-V Nox core☆68Updated 3 months ago
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- ☆57Updated 6 months ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- ☆32Updated 9 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- ☆80Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- A configurable SRAM generator☆56Updated 2 months ago
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- ☆99Updated 2 years ago
- ☆60Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- RTL data structure☆52Updated 2 months ago
- FPGA tool performance profiling☆102Updated last year
- The OpenPiton Platform☆16Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago