Proposed RISC-V Composable Custom Extensions Specification
☆71Jun 28, 2025Updated last year
Alternatives and similar repositories for CX
Users that are interested in CX are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Rocket-based RISC-V superscalar in-order core☆41Jun 14, 2026Updated 2 weeks ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated last year
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆255Jun 22, 2026Updated last week
- ☆15Feb 2, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Self checking RISC-V directed tests☆124Jun 3, 2025Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆108May 22, 2026Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆116Jun 18, 2026Updated last week
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆123Sep 20, 2023Updated 2 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Jan 5, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆159Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆89Apr 1, 2026Updated 2 months ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated 2 months ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆249Updated this week
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 7 months ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated 4 months ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆31Nov 28, 2025Updated 7 months ago
- The OpenPiton Platform☆797Feb 25, 2026Updated 4 months ago
- Demo SoC for SiliconCompiler.☆64Jun 22, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆21Oct 28, 2024Updated last year
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆812Jun 5, 2026Updated 3 weeks ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆259Jun 17, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 6 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- Universal Memory Interface (UMI)☆160Updated this week
- CoreScore☆176Jun 9, 2026Updated 2 weeks ago
- ☆36Nov 4, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆670Jun 16, 2026Updated last week
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 4 years ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆276Jun 16, 2026Updated last week