Proposed RISC-V Composable Custom Extensions Specification
☆71Jun 28, 2025Updated last year
Alternatives and similar repositories for CX
Users that are interested in CX are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆263Aug 18, 2026Updated last month
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Self checking RISC-V directed tests☆124Jun 3, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆119Sep 12, 2026Updated 3 weeks ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆42Aug 31, 2026Updated last month
- ☆15Feb 2, 2026Updated 8 months ago
- Cross EDA Abstraction and Automation☆43Updated this week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆124Sep 20, 2023Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆123Sep 22, 2026Updated 2 weeks ago
- XCrypto: a cryptographic ISE for RISC-V☆93Jan 5, 2023Updated 3 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆258Sep 24, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- The OpenPiton Platform☆832Feb 25, 2026Updated 7 months ago
- Demo SoC for SiliconCompiler.☆64Jul 2, 2026Updated 3 months ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆36Aug 9, 2026Updated 2 months ago
- ☆21Oct 28, 2024Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Oct 2, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 9 months ago
- Universal Memory Interface (UMI)☆170Sep 28, 2026Updated last week
- ☆35Nov 4, 2024Updated last year
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- CoreScore☆178Jun 9, 2026Updated 4 months ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Aug 9, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 5 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆689Sep 28, 2026Updated last week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆242Updated this week
- CPUs☆17Dec 21, 2020Updated 5 years ago
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆99Jan 5, 2025Updated last year
- Original RISC-V 1.0 implementation. Not supported.☆44Oct 4, 2018Updated 8 years ago