stanford-mast / nn_dataflow
Explore the energy-efficient dataflow scheduling for neural networks.
☆219Updated 4 years ago
Alternatives and similar repositories for nn_dataflow:
Users that are interested in nn_dataflow are comparing it to the libraries listed below
- Tool for optimize CNN blocking☆93Updated 4 years ago
- Simulator for BitFusion☆95Updated 4 years ago
- ☆340Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆132Updated last month
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆202Updated 9 months ago
- A pre-RTL, power-performance model for fixed-function accelerators☆173Updated last year
- Repository to host and maintain scale-sim-v2 code☆257Updated last week
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆207Updated 5 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆208Updated 2 years ago
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆358Updated last week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆329Updated 9 months ago
- Automatic Schedule Exploration and Optimization Framework for Tensor Computations☆175Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆124Updated 8 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆228Updated 2 years ago
- MAESTRO binary release☆22Updated 5 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆57Updated this week
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆102Updated 2 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆224Updated 6 years ago
- Eyeriss chip simulator☆36Updated 4 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆60Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆138Updated 7 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆191Updated last year
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆304Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago