stanford-mast / nn_dataflowLinks
Explore the energy-efficient dataflow scheduling for neural networks.
☆232Updated 5 years ago
Alternatives and similar repositories for nn_dataflow
Users that are interested in nn_dataflow are comparing it to the libraries listed below
Sorting:
- ☆373Updated 2 years ago
- Simulator for BitFusion☆102Updated 5 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆243Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆152Updated 7 months ago
- A pre-RTL, power-performance model for fixed-function accelerators☆183Updated last year
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Updated 6 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- MAESTRO binary release☆22Updated 6 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆339Updated last year
- MAERI public release☆31Updated 4 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆438Updated 3 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆147Updated 6 months ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆147Updated 6 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆232Updated 3 years ago
- Repository to host and maintain SCALE-Sim code☆390Updated last week
- first-order deep learning accelerator model☆21Updated 8 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆254Updated 3 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆110Updated 8 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 6 years ago
- ☆27Updated 5 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- ☆71Updated 5 years ago
- Eyeriss chip simulator☆39Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆177Updated 2 weeks ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated last week