georgia-tech-synergy-lab / SIGMA
RTL implementation of Flex-DPE.
☆97Updated 4 years ago
Alternatives and similar repositories for SIGMA:
Users that are interested in SIGMA are comparing it to the libraries listed below
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 4 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆47Updated 2 weeks ago
- ☆69Updated 4 years ago
- A co-design architecture on sparse attention☆51Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆132Updated last week
- STONNE: A Simulation Tool for Neural Networks Engines☆124Updated 8 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 6 months ago
- Tool for optimize CNN blocking☆93Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated 3 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆70Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆60Updated 5 years ago
- ☆39Updated 7 months ago
- Simulator for BitFusion☆95Updated 4 years ago
- ☆71Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- Eyeriss chip simulator☆36Updated 4 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆128Updated last month
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆121Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆42Updated last month
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆126Updated this week
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆82Updated 9 months ago
- An Open-Source Tool for CGRA Accelerators☆58Updated last month
- ☆32Updated 3 years ago