CNN accelerator
☆29Jun 11, 2017Updated 8 years ago
Alternatives and similar repositories for cs231n-project
Users that are interested in cs231n-project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 6 years ago
- verilog CNN generator for FPGA☆34Jan 4, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- I'm going to use the Winograd’s minimal filtering algorithms to introduce a new class of fast algorithms for convolutional neural networks…☆12Mar 22, 2018Updated 8 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Jun 3, 2019Updated 6 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- ☆21Updated this week
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- Spike with a coherence supported cache model☆14Jul 9, 2024Updated last year
- RTL Verilog library for various DSP modules☆95Feb 17, 2022Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆199Dec 15, 2017Updated 8 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- A convolutional neural network implemented in hardware (verilog)☆166Sep 7, 2017Updated 8 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆39Mar 14, 2015Updated 11 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆10Jun 1, 2021Updated 4 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last month
- Low level arithmetic primitives in RTL☆23Apr 3, 2020Updated 5 years ago
- RTL implementation of Flex-DPE.☆116Feb 22, 2020Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- DyRACT Open Source Repository☆16May 4, 2016Updated 9 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- PYNQ demo as seen at FPL 2018☆22Nov 23, 2020Updated 5 years ago
- Next generation CGRA generator☆119Updated this week
- ☆39Mar 11, 2019Updated 7 years ago
- Hardware accelerator for convolutional neural networks☆67Aug 9, 2022Updated 3 years ago