CNN accelerator
☆30Jun 11, 2017Updated 9 years ago
Alternatives and similar repositories for cs231n-project
Users that are interested in cs231n-project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 7 years ago
- verilog CNN generator for FPGA☆34Jan 4, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Jun 3, 2019Updated 7 years ago
- GPU-accelerated RePlAce☆14Jun 11, 2024Updated 2 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- A configurable processing element for deep neural network accelerators☆10Sep 22, 2018Updated 8 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆45Mar 30, 2021Updated 5 years ago
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 11 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆32Jun 1, 2022Updated 4 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 8 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 10 years ago
- Hardware implementation of the ChaCha20-Poly1305 AEAD construction☆15Oct 8, 2020Updated 6 years ago
- A convolutional neural network implemented in hardware (verilog)☆167Sep 7, 2017Updated 9 years ago
- Spike with a coherence supported cache model☆14Jul 9, 2024Updated 2 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 13 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆21Feb 12, 2018Updated 8 years ago
- Tensor Processing Unit implementation in Verilog☆16Aug 12, 2026Updated 2 months ago
- ☆24Apr 20, 2024Updated 2 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆202Dec 15, 2017Updated 8 years ago
- RTL Verilog library for various DSP modules☆103Feb 17, 2022Updated 4 years ago
- Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1 in TSMC 16nm☆23Sep 27, 2026Updated last month
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- A tiniest ASIC GPU that can render only two texture mapped triangles☆30Jan 2, 2026Updated 10 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆27Oct 25, 2026Updated last week
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Updated this week
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 3 years ago
- ☆20Aug 10, 2020Updated 6 years ago
- A curated list of Deep Learning hardware, cycle/memory optimisation techniques☆46Aug 9, 2016Updated 10 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆41Aug 13, 2024Updated 2 years ago