kkiningh / cs231n-projectLinks
CNN accelerator
☆27Updated 8 years ago
Alternatives and similar repositories for cs231n-project
Users that are interested in cs231n-project are comparing it to the libraries listed below
Sorting:
- ☆27Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- ☆60Updated 5 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆30Updated 6 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆21Updated 12 years ago
- ☆72Updated 2 years ago
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- ☆66Updated 3 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 7 years ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- ☆29Updated 5 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆58Updated last year
- ☆66Updated 6 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 9 years ago
- Public release☆56Updated 6 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago