kkiningh / cs231n-project
CNN accelerator
☆28Updated 7 years ago
Alternatives and similar repositories for cs231n-project:
Users that are interested in cs231n-project are comparing it to the libraries listed below
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆26Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last month
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 8 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆27Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- SRAM☆21Updated 4 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆25Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆36Updated 6 months ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- ☆57Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated last month
- ☆63Updated 6 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆18Updated 11 years ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- ☆71Updated 2 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- ☆26Updated 4 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- course design☆22Updated 7 years ago
- Project repo for the POSH on-chip network generator☆45Updated 2 weeks ago