microideax / T-DLA
☆16Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for T-DLA
- agile hardware-software co-design☆46Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆25Updated 3 years ago
- ☆19Updated last year
- ☆27Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- A graph linear algebra overlay☆49Updated last year
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- ☆21Updated last month
- Polyhedral High-Level Synthesis in MLIR☆29Updated last year
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ☆24Updated 7 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- CGRA framework with vectorization support.☆19Updated this week
- Learn NVDLA by SOMNIA☆26Updated 4 years ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated 2 months ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆15Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- ☆15Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆31Updated 3 years ago
- Fibertree emulator☆12Updated 2 weeks ago
- DASS HLS Compiler☆27Updated last year
- ☆33Updated 3 years ago