Alternatives and similar repositories for T-DLA:

Users that are interested in T-DLA are comparing it to the libraries listed below

• maeri-project / MAERI_bsv
  MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)
  ☆61Updated 3 years ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆45Updated 2 years ago
• Accelergy-Project / accelergy-timeloop-infrastructure
  Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
  ☆48Updated last month
• pku-liang / HASCO
  agile hardware-software co-design
  ☆47Updated 3 years ago
• he-actlab / planaria.code
  ☆25Updated 3 years ago
• suchandler96 / gem5-NVDLA
  ☆28Updated 4 months ago
• kartik-hegde / mindmappings
  A reference implementation of the Mind Mappings Framework.
  ☆29Updated 3 years ago
• PolyArch / dsagen2
  Domain-Specific Architecture Generator 2
  ☆21Updated 2 years ago
• sfu-arch / SpGEMM
  ☆34Updated 3 years ago
• hngenc / systolic-array
  A DSL for Systolic Arrays
  ☆79Updated 6 years ago
• he-actlab / polymath
  ☆20Updated this week
• GATECH-EIC / AutoDNNchip
  ☆69Updated 4 years ago
• Accelergy-Project / processing-in-memory-design
  ☆25Updated 10 months ago
• microideax / Open-Dnn
  ☆27Updated 5 years ago
• harvard-acc / FlexASR
  FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks
  ☆42Updated 2 years ago
• cornell-zhang / HiSparse
  High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS
  ☆84Updated 4 months ago
• MPSLab-ASU / DiRAC
  Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators
  ☆28Updated last year
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆36Updated 4 years ago
• maestro-project / confuciux
  ☆32Updated 3 years ago
• Fibertree-Project / fibertree
  Fibertree emulator
  ☆12Updated 3 months ago
• horizon-research / systolic-array-dataflow-optimizer
  A general framework for optimizing DNN dataflow on systolic array
  ☆33Updated 4 years ago
• isakedo / DNNsim
  ☆32Updated 4 years ago
• prasshantg / personal
  ☆16Updated 5 years ago
• maeri-project / MAERI_bsv_isca2018
  MAERI public release
  ☆31Updated 3 years ago
• PSCLab-ASU / Systolic-CNN
  ☆15Updated 4 years ago
• cornell-zhang / allo-pldi24-artifact
  Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"
  ☆19Updated 10 months ago
• hngenc / stellar
  ☆22Updated 3 months ago
• union-codesign / union
  ☆15Updated 3 years ago
• scalesim-project / krittika
  Heterogenous ML accelerator
  ☆17Updated 4 months ago
• WuDan0399 / Integrate-NVDLA-and-TVM
  ☆30Updated last year