wubinyi / Convolutional-Neural-Network-AcceleratorLinks
Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).
☆21Updated 6 years ago
Alternatives and similar repositories for Convolutional-Neural-Network-Accelerator
Users that are interested in Convolutional-Neural-Network-Accelerator are comparing it to the libraries listed below
Sorting:
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- ☆33Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- ☆28Updated last week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- ☆16Updated 3 weeks ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆16Updated 6 years ago
- ☆65Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- ☆27Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated 10 months ago
- Open-source of MSD framework☆16Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆43Updated last year
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago