wubinyi / Convolutional-Neural-Network-AcceleratorLinks
Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).
☆20Updated 6 years ago
Alternatives and similar repositories for Convolutional-Neural-Network-Accelerator
Users that are interested in Convolutional-Neural-Network-Accelerator are comparing it to the libraries listed below
Sorting:
- Hardware accelerator for convolutional neural networks☆47Updated 3 years ago
- ☆31Updated 2 months ago
- eyeriss-chisel3☆41Updated 3 years ago
- ☆17Updated 2 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆34Updated 6 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆30Updated last year
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆18Updated 6 years ago
- ☆113Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 3 weeks ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- ☆77Updated 10 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- ☆65Updated 6 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆38Updated last year
- Verilog implementation of Softmax function☆67Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- vector accelerating unit☆32Updated 4 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- Open-source of MSD framework☆16Updated last year
- Template for project1 TPU☆19Updated 4 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆26Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago