zhan6841 / FPGA-Accelerator-for-AES-LeNet-VGG16Links
FPGA/AES/LeNet/VGG16
☆103Updated 6 years ago
Alternatives and similar repositories for FPGA-Accelerator-for-AES-LeNet-VGG16
Users that are interested in FPGA-Accelerator-for-AES-LeNet-VGG16 are comparing it to the libraries listed below
Sorting:
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆40Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- ☆111Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- ☆65Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- IC implementation of TPU☆125Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆153Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago