zhan6841 / FPGA-Accelerator-for-AES-LeNet-VGG16Links
FPGA/AES/LeNet/VGG16
☆106Updated 6 years ago
Alternatives and similar repositories for FPGA-Accelerator-for-AES-LeNet-VGG16
Users that are interested in FPGA-Accelerator-for-AES-LeNet-VGG16 are comparing it to the libraries listed below
Sorting:
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- 中文:☆101Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆238Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- ☆113Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- Implementation of CNN using Verilog☆224Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆158Updated last year
- FPGA☆158Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- Convolutional Neural Network RTL-level Design☆67Updated 3 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆73Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆192Updated 9 months ago
- IC implementation of Systolic Array for TPU☆269Updated 10 months ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- IC implementation of TPU☆128Updated 5 years ago