FPGA/AES/LeNet/VGG16
☆108Sep 9, 2018Updated 7 years ago
Alternatives and similar repositories for FPGA-Accelerator-for-AES-LeNet-VGG16
Users that are interested in FPGA-Accelerator-for-AES-LeNet-VGG16 are comparing it to the libraries listed below
Sorting:
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Mar 11, 2019Updated 6 years ago
- An LeNet RTL implement onto FPGA☆50May 4, 2018Updated 7 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Oct 2, 2019Updated 6 years ago
- Simulating implement of LeNet network on Zynq-7020 FPGA☆30Mar 11, 2019Updated 6 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 3 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Jan 4, 2018Updated 8 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆195Mar 20, 2024Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Jun 30, 2020Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆252Dec 29, 2018Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 5 years ago
- AES加密解密算法的Verilog实现☆70Jan 17, 2016Updated 10 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆896Jul 29, 2024Updated last year
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆582Jun 18, 2018Updated 7 years ago
- using xilinx xc6slx45 to implement mnist net☆83Jul 5, 2018Updated 7 years ago
- 中文：☆109Nov 29, 2019Updated 6 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆365May 2, 2023Updated 2 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆271Apr 1, 2024Updated last year
- FPGA☆159Jun 29, 2024Updated last year
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15May 27, 2018Updated 7 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆30Dec 21, 2020Updated 5 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 8 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆182Jun 20, 2024Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆198Dec 15, 2017Updated 8 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 4 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR☆143Jul 20, 2023Updated 2 years ago
- FPGA Accelerator for CNN using Vivado HLS☆336Oct 25, 2021Updated 4 years ago
- CNN on Artix-7 FPGA to perform pattern detection from a pool of objects☆12Sep 12, 2018Updated 7 years ago
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 6 years ago
- ☆19Mar 21, 2023Updated 2 years ago
- AES-based-on-FPGA developed by verilog.☆23Apr 23, 2020Updated 5 years ago
- Generator of verilog description for FPGA MobileNet implementation☆184Jun 23, 2022Updated 3 years ago
- FPGA project☆238Apr 5, 2022Updated 3 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆787Dec 10, 2019Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆186Jan 28, 2017Updated 9 years ago
- 本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。☆38Nov 18, 2024Updated last year
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆17Dec 16, 2017Updated 8 years ago