zhan6841 / FPGA-Accelerator-for-AES-LeNet-VGG16
FPGA/AES/LeNet/VGG16
☆95Updated 6 years ago
Alternatives and similar repositories for FPGA-Accelerator-for-AES-LeNet-VGG16:
Users that are interested in FPGA-Accelerator-for-AES-LeNet-VGG16 are comparing it to the libraries listed below
- CNN-Accelerator based on FPGA developed by verilog HDL.☆46Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- ☆103Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆184Updated last year
- An LeNet RTL implement onto FPGA☆42Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆145Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated 11 months ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆38Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆70Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆135Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆176Updated 7 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 2 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆88Updated 3 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆109Updated 7 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- ☆63Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆91Updated last year
- 中文:☆95Updated 5 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆26Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 5 years ago
- 3×3脉动阵列乘法器☆43Updated 5 years ago
- Implementation of CNN using Verilog☆207Updated 7 years ago