FPGA/AES/LeNet/VGG16
☆109Sep 9, 2018Updated 8 years ago
Alternatives and similar repositories for FPGA-Accelerator-for-AES-LeNet-VGG16
Users that are interested in FPGA-Accelerator-for-AES-LeNet-VGG16 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Mar 11, 2019Updated 7 years ago
- An LeNet RTL implement onto FPGA☆50May 4, 2018Updated 8 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Oct 2, 2019Updated 7 years ago
- Simulating implement of LeNet network on Zynq-7020 FPGA☆28Mar 11, 2019Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆50Jan 4, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆36Jun 30, 2020Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆199Mar 20, 2024Updated 2 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆263Dec 29, 2018Updated 7 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆36Dec 10, 2021Updated 4 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆932Jul 29, 2024Updated 2 years ago
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆595Jun 18, 2018Updated 8 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆297Apr 1, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- CNN on Artix-7 FPGA to perform pattern detection from a pool of objects☆12Sep 12, 2018Updated 8 years ago
- FPGA Accelerator for CNN using Vivado HLS☆340Oct 25, 2021Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆202Dec 15, 2017Updated 8 years ago
- 中文：☆110Nov 29, 2019Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆488Feb 27, 2018Updated 8 years ago
- AES加密解密算法的Verilog实现☆71Jan 17, 2016Updated 10 years ago
- using xilinx xc6slx45 to implement mnist net☆83Jul 5, 2018Updated 8 years ago
- UCSD CSE 237D Spring '20 Course Project☆21Sep 4, 2023Updated 3 years ago
- FPGA☆159Jun 29, 2024Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆31Apr 7, 2025Updated last year
- Verilog Implementation of SM4 s-box☆22Jun 24, 2019Updated 7 years ago
- ☆19Sep 12, 2022Updated 4 years ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 7 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆375May 2, 2023Updated 3 years ago
- DMA controller for CNN accelerator☆15May 22, 2017Updated 9 years ago
- Codes to implement MobileNet V2 in a FPGA☆33Dec 21, 2020Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆73Jan 9, 2025Updated last year
- Generator of verilog description for FPGA MobileNet implementation☆191Jun 23, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆19Feb 27, 2021Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆187Jan 28, 2017Updated 9 years ago
- 本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。☆42Nov 18, 2024Updated last year
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 7 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆15Aug 26, 2021Updated 5 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR☆152Jul 20, 2023Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆198Jun 20, 2024Updated 2 years ago