kerryliukk / NTHU-ICLABLinks
清華大學 | 積體電路設計實驗 (IC LAB) | 110上
☆40Updated 2 years ago
Alternatives and similar repositories for NTHU-ICLAB
Users that are interested in NTHU-ICLAB are comparing it to the libraries listed below
Sorting:
- verilog实现systolic array及配套IO☆8Updated 6 months ago
- ☆111Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- Convolutional Neural Network RTL-level Design☆55Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆48Updated 2 months ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆178Updated 7 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆175Updated last year
- AXI总线连接器☆97Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- ☆39Updated 4 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆152Updated 2 years ago
- 数字IC秋招 项目、手撕代码☆35Updated last year
- some interesting demos for starters☆81Updated 2 years ago
- IC implementation of Systolic Array for TPU☆246Updated 7 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- CPU Design Based on RISCV ISA☆111Updated 11 months ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- ☆10Updated 3 years ago