Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.
☆18May 11, 2026Updated last week
Alternatives and similar repositories for zeonica
Users that are interested in zeonica are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CGRA framework with vectorization support.☆48May 8, 2026Updated last week
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Jan 6, 2026Updated 4 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆67Oct 9, 2024Updated last year
- ☆15Mar 17, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Creating human-free development experience☆120May 3, 2026Updated 2 weeks ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- ☆15Jul 7, 2020Updated 5 years ago
- ☆18Nov 4, 2024Updated last year
- Mallacc: Accelerating Memory Allocation☆13Jan 2, 2018Updated 8 years ago
- An Open-Source Tool for CGRA Accelerators☆83Mar 30, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Make video to oscilloscope graphic☆11Jun 10, 2019Updated 6 years ago
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆158Feb 18, 2026Updated 3 months ago
- ☆29Feb 26, 2023Updated 3 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- ☆29Nov 5, 2021Updated 4 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆41Oct 31, 2022Updated 3 years ago
- We will create muilti-remote with rdp-wrap for windows 10☆15Jul 14, 2020Updated 5 years ago
- Hardware Accelerated MWPM decoder for Quantum Error Correction☆21Mar 23, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Pathfinder routing algorithm practice☆15May 2, 2017Updated 9 years ago
- code for statistical learning☆14Aug 29, 2020Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆123May 5, 2023Updated 3 years ago
- ☆12May 10, 2021Updated 5 years ago
- ☆10Sep 7, 2023Updated 2 years ago
- AMD Software Development Kit 2.5 Sources☆10Feb 29, 2016Updated 10 years ago
- This is an implemention of Lee-Moore's Shortest Path Maze Router with multi-sink nets support.☆13Feb 2, 2016Updated 10 years ago
- An integrated CGRA design framework☆92Mar 18, 2025Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Jul 17, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆14Aug 5, 2024Updated last year
- The Chronos FPGA Framework to accelerate ordered applications☆22May 20, 2020Updated 6 years ago
- ☆13Jun 22, 2017Updated 8 years ago
- A Valgrind extension for CUDA, unofficial mirror for https://www.hlrs.de/organization/av/spmt/research/cudagrind/☆10Aug 5, 2015Updated 10 years ago
- Research about dataflow architecture☆12Nov 30, 2023Updated 2 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆29Feb 18, 2022Updated 4 years ago