Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.
☆18Mar 16, 2026Updated this week
Alternatives and similar repositories for zeonica
Users that are interested in zeonica are comparing it to the libraries listed below
Sorting:
- CGRA framework with vectorization support.☆44Updated this week
- ☆40Jun 30, 2025Updated 8 months ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆81Jan 6, 2026Updated 2 months ago
- ☆14Feb 1, 2026Updated last month
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 7 years ago
- ☆15Jul 7, 2020Updated 5 years ago
- ☆17Nov 4, 2024Updated last year
- 2024年第八届龙芯杯 LA 个人赛二等奖参赛作品☆24Aug 20, 2024Updated last year
- Mallacc: Accelerating Memory Allocation☆13Jan 2, 2018Updated 8 years ago
- An Open-Source Tool for CGRA Accelerators☆82Sep 11, 2025Updated 6 months ago
- Make video to oscilloscope graphic☆11Jun 10, 2019Updated 6 years ago
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆155Feb 18, 2026Updated last month
- ☆28Feb 26, 2023Updated 3 years ago
- My solutions to the assignments of dlsys course (CSE599G1: Deep Learning System Spring 2017)☆10Jul 1, 2017Updated 8 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- ☆29Nov 5, 2021Updated 4 years ago
- 浙江大学 2023 学年秋冬学期《数字逻辑设计》实验文档。☆12Jan 11, 2024Updated 2 years ago
- A PTA exported exercise paper format helper which cleans the results.☆12Jan 7, 2025Updated last year
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆41Oct 31, 2022Updated 3 years ago
- build system image for TH1520 boards☆12Dec 25, 2025Updated 2 months ago
- We will create muilti-remote with rdp-wrap for windows 10☆15Jul 14, 2020Updated 5 years ago
- ☆10Jan 3, 2024Updated 2 years ago
- Hardware Accelerated MWPM decoder for Quantum Error Correction☆19Mar 23, 2025Updated 11 months ago
- Pathfinder routing algorithm practice☆15May 2, 2017Updated 8 years ago
- code for statistical learning☆14Aug 29, 2020Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆120May 5, 2023Updated 2 years ago
- ☆12May 10, 2021Updated 4 years ago
- ☆10Sep 7, 2023Updated 2 years ago
- AMD Software Development Kit 2.5 Sources☆10Feb 29, 2016Updated 10 years ago
- ☆10Jul 23, 2023Updated 2 years ago
- This is an implemention of Lee-Moore's Shortest Path Maze Router with multi-sink nets support.☆13Feb 2, 2016Updated 10 years ago
- An integrated CGRA design framework☆91Mar 18, 2025Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆14Aug 5, 2024Updated last year