Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.
☆18Updated this week
Alternatives and similar repositories for zeonica
Users that are interested in zeonica are comparing it to the libraries listed below
Sorting:
- CGRA framework with vectorization support.☆44Updated this week
- ☆23Feb 17, 2026Updated last week
- ☆40Jun 30, 2025Updated 8 months ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- ☆15Jul 7, 2020Updated 5 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- ☆14Feb 1, 2026Updated last month
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Jan 6, 2026Updated last month
- 2024年第八届龙芯杯 LA 个人赛二等奖参赛作品☆23Aug 20, 2024Updated last year
- The Chronos FPGA Framework to accelerate ordered applications☆22May 20, 2020Updated 5 years ago
- ☆28Feb 26, 2023Updated 3 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- ☆29Nov 5, 2021Updated 4 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Feb 18, 2022Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆82Sep 11, 2025Updated 5 months ago
- ☆10Sep 7, 2023Updated 2 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- exemplar code to download all option chains for a symbol using pyetrade (V1 Etrade API)☆10Sep 28, 2021Updated 4 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆154Feb 18, 2026Updated last week
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- Verilog implementation of MC68851 Memory Management Unit☆13Feb 26, 2018Updated 8 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- LLVM 2.9 branch with TI C64x backend.☆11Oct 17, 2019Updated 6 years ago
- ☆21Updated this week
- ☆23Updated this week
- An integrated CGRA design framework☆91Mar 18, 2025Updated 11 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆49Jan 2, 2025Updated last year
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- 浙江大学 2023 学年秋冬学期《数字逻辑设计》实验文档。☆12Jan 11, 2024Updated 2 years ago
- ☆12Sep 18, 2024Updated last year
- Client SDK to automate stock and options trading☆12May 20, 2024Updated last year
- Jumpstart your custom DNN accelerator today. This project holds scripts to build and start containers that can compile binaries to the ze…☆10Jun 17, 2020Updated 5 years ago
- Official Code Implementation for the CCS 2022 Paper "On the Privacy Risks of Cell-Based NAS Architectures"☆11Nov 21, 2022Updated 3 years ago
- AMD Software Development Kit 2.5 Sources☆10Feb 29, 2016Updated 10 years ago
- Code for "Training Adversarially Robust Sparse Networks via Bayesian Connectivity Sampling" [ICML 2021]☆10Mar 14, 2022Updated 3 years ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year