sarchlab / zeonicaLinks
Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.
☆18Updated this week
Alternatives and similar repositories for zeonica
Users that are interested in zeonica are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last month
- A hardware synthesis framework with multi-level paradigm☆44Updated last year
- ☆109Updated last year
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆75Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Updated last year
- ☆33Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- ☆52Updated last year
- ☆13Updated 2 years ago
- ☆62Updated 10 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 4 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆33Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆71Updated last month
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- An integrated CGRA design framework☆91Updated 10 months ago
- ☆29Updated 4 years ago
- CGRA framework with vectorization support.☆43Updated last week
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- An Open-Source Tool for CGRA Accelerators☆82Updated 4 months ago
- ☆14Updated last week
- ☆28Updated 2 years ago
- ☆42Updated 10 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆61Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆86Updated 5 months ago
- ☆12Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago