StanfordAHA / ahaLinks
☆59Updated last week
Alternatives and similar repositories for aha
Users that are interested in aha are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- ☆53Updated 2 months ago
- Next generation CGRA generator☆111Updated last week
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆26Updated 8 months ago
- EQueue Dialect☆40Updated 3 years ago
- ☆44Updated this week
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆86Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 3 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- CGRA Compilation Framework☆83Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated 2 months ago
- ☆91Updated last year
- A DSL for Systolic Arrays☆79Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- Benchmarks for Accelerator Design and Customized Architectures☆122Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆29Updated 6 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- ☆41Updated 4 months ago