StanfordAHA / ahaLinks
☆61Updated last week
Alternatives and similar repositories for aha
Users that are interested in aha are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆78Updated last month
- CGRA framework with vectorization support.☆39Updated this week
- ☆53Updated 4 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆143Updated this week
- ☆87Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆71Updated 7 months ago
- ☆60Updated 7 months ago
- CGRA Compilation Framework☆88Updated 2 years ago
- ☆60Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆79Updated 6 years ago
- Next generation CGRA generator☆116Updated this week
- A hardware synthesis framework with multi-level paradigm☆41Updated 10 months ago
- An Open-Source Tool for CGRA Accelerators☆76Updated 2 months ago
- ☆64Updated 6 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 4 months ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆161Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆51Updated 3 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆105Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆37Updated 2 weeks ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- An integrated CGRA design framework☆91Updated 7 months ago
- DASS HLS Compiler☆29Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆168Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year