StanfordAHA / aha
☆54Updated this week
Alternatives and similar repositories for aha:
Users that are interested in aha are comparing it to the libraries listed below
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆57Updated 4 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆59Updated 2 months ago
- Next generation CGRA generator☆109Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- CGRA framework with vectorization support.☆25Updated this week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆55Updated this week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆67Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated 2 weeks ago
- A hardware synthesis framework with multi-level paradigm☆36Updated last month
- ☆86Updated 11 months ago
- ☆42Updated this week
- ☆90Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆57Updated last year
- EQueue Dialect☆40Updated 3 years ago
- DASS HLS Compiler☆28Updated last year
- Tests for example Rocket Custom Coprocessors☆69Updated 5 years ago
- An Open-Source Tool for CGRA Accelerators☆58Updated last month
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆140Updated last year
- A DSL for Systolic Arrays☆79Updated 6 years ago
- CGRA Compilation Framework☆82Updated last year
- Project repo for the POSH on-chip network generator☆43Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated last year
- Release of stream-specialization software/hardware stack.☆120Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- ☆22Updated 3 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 7 months ago
- ☆40Updated last week