☆62Aug 28, 2026Updated this week
Alternatives and similar repositories for aha
Users that are interested in aha are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Next generation CGRA generator☆119Aug 26, 2026Updated last week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Aug 26, 2026Updated last week
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 6 months ago
- ☆12Aug 4, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆82Feb 7, 2025Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆68Oct 9, 2024Updated last year
- ☆106Jun 27, 2022Updated 4 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆19Sep 13, 2023Updated 2 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆34Sep 12, 2025Updated 11 months ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆164Jun 17, 2026Updated 2 months ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- DRA+RISC-V Exploration Framework☆24Jan 8, 2024Updated 2 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆89Mar 30, 2026Updated 5 months ago
- magma circuits☆265Oct 19, 2024Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆127May 5, 2023Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆82Jan 6, 2026Updated 7 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆45Jun 16, 2025Updated last year
- Github for CS448H Winter 2017☆15Jun 26, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆84Sep 29, 2025Updated 11 months ago
- A home for Genesis2 sources.☆47Jun 15, 2026Updated 2 months ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32May 23, 2024Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆48Apr 4, 2022Updated 4 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- Pono: A flexible and extensible SMT-based model checker☆133Updated this week
- ☆24Nov 10, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆295Jun 18, 2026Updated 2 months ago
- EQueue Dialect☆43Feb 3, 2022Updated 4 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆180Mar 4, 2026Updated 5 months ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Oct 8, 2018Updated 7 years ago