StanfordAHA / ahaLinks
☆59Updated this week
Alternatives and similar repositories for aha
Users that are interested in aha are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- Next generation CGRA generator☆111Updated this week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated last week
- CGRA framework with vectorization support.☆32Updated this week
- A DSL for Systolic Arrays☆79Updated 6 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated 2 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- ☆55Updated 3 months ago
- ☆86Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆132Updated last week
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 9 months ago
- CGRA Compilation Framework☆84Updated last year
- ☆45Updated 3 weeks ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 5 months ago
- ☆91Updated last year
- Project repo for the POSH on-chip network generator☆46Updated 3 months ago
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- An integrated CGRA design framework☆89Updated 3 months ago
- ☆59Updated last month
- A toolchain for rapid design space exploration of chiplet architectures☆52Updated last month