StanfordAHA / ahaLinks
☆59Updated this week
Alternatives and similar repositories for aha
Users that are interested in aha are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 9 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated last week
- ☆86Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- ☆56Updated 4 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆76Updated 6 years ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 6 months ago
- CGRA Compilation Framework☆84Updated 2 years ago
- Next generation CGRA generator☆112Updated last week
- ☆47Updated last month
- CGRA framework with vectorization support.☆33Updated last week
- A DSL for Systolic Arrays☆80Updated 6 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆67Updated 4 months ago
- DASS HLS Compiler☆29Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆154Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- ☆58Updated 2 years ago
- ☆92Updated last year
- An Open-Source Tool for CGRA Accelerators☆67Updated 3 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆94Updated 10 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 10 months ago
- An integrated CGRA design framework☆90Updated 4 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- EQueue Dialect☆40Updated 3 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 10 months ago