A dataflow compiler
☆41Oct 24, 2026Updated this week
Alternatives and similar repositories for neura
Users that are interested in neura are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CGRA framework with vectorization support.☆56Sep 27, 2026Updated last month
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆23Aug 19, 2026Updated 2 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆86Jan 6, 2026Updated 9 months ago
- ☆15Mar 17, 2026Updated 7 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆168Jun 17, 2026Updated 4 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- OpenMP front-end based on LLVM for CGRAs☆11Oct 2, 2022Updated 4 years ago
- CODO: An Automated Compiler for Comprehensive Dataflow Optimization☆41Jun 3, 2026Updated 4 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆69Oct 9, 2024Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆35Sep 12, 2025Updated last year
- HIR high-level synthesis compiler☆11Mar 25, 2024Updated 2 years ago
- DRA+RISC-V Exploration Framework☆24Jan 8, 2024Updated 2 years ago
- ☆14Updated this week
- ☆25Jun 24, 2026Updated 4 months ago
- Application Mapping Framework for spatially mapping CGRAs using Genetic Algorithm☆11May 3, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An Open-Hardware CGRA for accelerated computation on the edge.☆57Oct 31, 2025Updated 11 months ago
- ☆16Jun 1, 2026Updated 4 months ago
- SiFive Kernel Library☆33Oct 20, 2026Updated last week
- ☆65Mar 24, 2025Updated last year
- ☆42Jul 2, 2026Updated 3 months ago
- ESL-CGRA-simulator☆25Apr 10, 2026Updated 6 months ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆41Oct 31, 2022Updated 3 years ago
- ☆23Feb 9, 2026Updated 8 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- HeteroCL-MLIR dialect for accelerator design☆43Sep 18, 2024Updated 2 years ago
- TAIDL: Tensor Accelerator ISA Definition Language☆25Oct 20, 2026Updated last week
- RTeAAL Sim: Using Tensor Algebra to Represent and Accelerate RTL Simulation -- ASPLOS'26☆18Mar 31, 2026Updated 6 months ago
- hardware implement of huffman coding(written in verilog)☆15Jul 30, 2017Updated 9 years ago
- E-Graphs, natively in MLIR☆48Oct 22, 2026Updated last week
- Verified graph rewriting (for dataflow circuits).☆29Oct 4, 2026Updated 3 weeks ago
- PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/☆149Jun 10, 2016Updated 10 years ago
- An experimental hardware compiler☆14Aug 21, 2026Updated 2 months ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- MLIR-based Compiler for CGRA SoC☆19Sep 21, 2026Updated last month
- An integrated CGRA design framework☆94Mar 18, 2025Updated last year
- Zhuofan Lin and Shiju Lin, "GPU-Accelerated Efficient Transduction for Logic Optimization", Design, Automation & Test in Europe Conferenc…☆14Sep 19, 2026Updated last month
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆42Dec 9, 2024Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆76Aug 1, 2025Updated last year
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 4 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆34Sep 29, 2026Updated last month