rdaly525 / coreirLinks
☆103Updated 2 years ago
Alternatives and similar repositories for coreir
Users that are interested in coreir are comparing it to the libraries listed below
Sorting:
- Next generation CGRA generator☆111Updated last week
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- ☆56Updated 2 years ago
- Hardware generator debugger☆74Updated last year
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated last week
- high-performance RTL simulator☆159Updated 11 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated 11 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆104Updated 3 weeks ago
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- Bluespec BSV HLHDL tutorial☆104Updated 9 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- Python wrapper for verilator model☆84Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆223Updated last week
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆157Updated last month
- magma circuits☆261Updated 7 months ago
- Main page☆126Updated 5 years ago
- ☆86Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- The Shang high-level synthesis framework☆119Updated 11 years ago
- The specification for the FIRRTL language☆56Updated this week
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- Chisel/Firrtl execution engine☆153Updated 9 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago