rdaly525 / coreirLinks
☆103Updated 3 years ago
Alternatives and similar repositories for coreir
Users that are interested in coreir are comparing it to the libraries listed below
Sorting:
- Next generation CGRA generator☆113Updated 3 weeks ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆163Updated 2 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated last week
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆111Updated 3 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆227Updated last week
- The Shang high-level synthesis framework☆120Updated 11 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 3 months ago
- high-performance RTL simulator☆173Updated last year
- Debuggable hardware generator☆69Updated 2 years ago
- Hardware generator debugger☆75Updated last year
- Bluespec BSV HLHDL tutorial☆108Updated 9 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆56Updated 3 years ago
- Main page☆128Updated 5 years ago
- ☆87Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- A Hardware Pipeline Description Language☆45Updated last month
- A SystemVerilog source file pickler.☆59Updated 10 months ago
- magma circuits☆261Updated 10 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago
- ACT hardware description language and core tools.☆119Updated this week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆160Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆86Updated 2 weeks ago
- FPGA tool performance profiling☆102Updated last year