rdaly525/coreir external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

rdaly525/coreir

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/rdaly525/coreir)

Close

rdaly525 / coreirView on GitHubMore

• External links
• Readme badge

☆104Jun 27, 2022Updated 3 years ago

Alternatives and similar repositories for coreir

Users that are interested in coreir are comparing it to the libraries listed below

• cristian-mattarei / CoSA

  View on GitHub
  CoreIR Symbolic Analyzer
  ☆74Oct 27, 2020Updated 5 years ago
• StanfordAHA / garnet

  View on GitHub
  Next generation CGRA generator
  ☆118Feb 14, 2026Updated 2 weeks ago
• phanrahan / magma

  View on GitHub
  magma circuits
  ☆265Oct 19, 2024Updated last year
• Kuree / cgra_pnr

  View on GitHub
  Fast PnR toolchain for CGRA
  ☆18Jul 26, 2024Updated last year
• cdonovick / peak

  View on GitHub
  Peak : Processor Specification Language ala Newell and Bell's ISP
  ☆20Dec 5, 2023Updated 2 years ago
• StanfordAHA / CGRAFlow

  View on GitHub
  Integration test for entire CGRA flow
  ☆12Jan 17, 2020Updated 6 years ago
• StanfordAHA / Halide-to-Hardware_archive

  View on GitHub
  ☆82Feb 7, 2025Updated last year
• phanrahan / mantle

  View on GitHub
  mantle library
  ☆44Dec 20, 2022Updated 3 years ago
• StanfordAHA / lassen

  View on GitHub
  The PE for the second generation CGRA (garnet).
  ☆18Feb 22, 2026Updated last week
• dillonhuff / clockwork

  View on GitHub
  A polyhedral compiler for hardware accelerators
  ☆59Jul 24, 2024Updated last year
• Kuree / kratos

  View on GitHub
  Debuggable hardware generator
  ☆71Feb 17, 2023Updated 3 years ago
• StanfordAHA / aha

  View on GitHub
  ☆62Feb 23, 2026Updated last week
• leonardt / hwtypes

  View on GitHub
  Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
  ☆18Sep 13, 2023Updated 2 years ago
• leonardt / fault

  View on GitHub
  A Python package for testing hardware (part of the magma ecosystem)
  ☆47Mar 11, 2024Updated last year
• phanrahan / magmathon

  View on GitHub
  Magma Hackathon
  ☆12Mar 4, 2020Updated 5 years ago
• masc-ucsc / livehd

  View on GitHub
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆233Updated this week
• cucapra / dahlia

  View on GitHub
  Time-sensitive affine types for predictable hardware generation
  ☆148Jan 5, 2026Updated last month
• masc-ucsc / fluid

  View on GitHub
  Fluid Pipelines
  ☆11May 4, 2018Updated 7 years ago
• phanrahan / loam

  View on GitHub
  Loam system models
  ☆16Dec 30, 2019Updated 6 years ago
• dillonhuff / ahaHLS

  View on GitHub
  An open source high level synthesis (HLS) tool built on top of LLVM
  ☆127Jun 11, 2024Updated last year
• rbkettlewell / trollstigen-fpga

  View on GitHub
  Open source fpga project leveraging vtr CAD flow.
  ☆26Mar 4, 2023Updated 2 years ago
• fabianschuiki / llhd

  View on GitHub
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆427Apr 20, 2022Updated 3 years ago
• stanford-centaur / pono

  View on GitHub
  Pono: A flexible and extensible SMT-based model checker
  ☆117Feb 5, 2026Updated 3 weeks ago
• UCLA-VAST / heterohalide

  View on GitHub
  HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration
  ☆15Sep 14, 2020Updated 5 years ago
• xobs / coriolis

  View on GitHub
  An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.
  ☆10Aug 31, 2018Updated 7 years ago
• SiliconSemantics / firrtlator

  View on GitHub
  firrtlator is a FIRRTL C++ library
  ☆23Dec 15, 2016Updated 9 years ago
• Nic30 / hwt

  View on GitHub
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆221Dec 23, 2025Updated 2 months ago
• YosysHQ / yosys-tests

  View on GitHub
  Collection of test cases for Yosys
  ☆17Jan 4, 2022Updated 4 years ago
• sfu-arch / muir

  View on GitHub
  ☆24Nov 10, 2020Updated 5 years ago
• PrincetonUniversity / IMDb-Archive

  View on GitHub
  ILA Model Database
  ☆24Sep 27, 2020Updated 5 years ago
• dalance / sv-parser

  View on GitHub
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆463Nov 4, 2025Updated 4 months ago
• hplp / aes_chisel

  View on GitHub
  Implementation of the Advanced Encryption Standard in Chisel
  ☆19Apr 18, 2022Updated 3 years ago
• David-Durst / aetherling

  View on GitHub
  Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python
  ☆13Mar 29, 2021Updated 4 years ago
• ArcaneNibble / KinglerPAR

  View on GitHub
  Next-Generation FPGA Place-and-Route
  ☆10Aug 1, 2018Updated 7 years ago
• felixheld / AXIOM-photonSDI-hw

  View on GitHub
  SDI interface board for the apertus° AXIOM beta camera
  ☆13Jan 19, 2019Updated 7 years ago
• ymanerka / rtlcheck

  View on GitHub
  RTLCheck
  ☆25Oct 9, 2018Updated 7 years ago
• cucapra / latte21

  View on GitHub
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Nov 2, 2021Updated 4 years ago
• jingpu / Halide-HLS

  View on GitHub
  HLS branch of Halide
  ☆79Jul 6, 2018Updated 7 years ago
• chipsalliance / firrtl

  View on GitHub
  Flexible Intermediate Representation for RTL
  ☆748Aug 20, 2024Updated last year