zslwyuan / Light-HLS
Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)
☆58Updated 2 years ago
Alternatives and similar repositories for Light-HLS:
Users that are interested in Light-HLS are comparing it to the libraries listed below
- A hardware synthesis framework with multi-level paradigm☆36Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- ☆15Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆57Updated 4 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- An infrastructure for integrated EDA☆38Updated last year
- ☆52Updated this week
- DASS HLS Compiler☆28Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- ☆89Updated last year
- ☆42Updated 10 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆59Updated 2 months ago
- A DSL for Systolic Arrays☆78Updated 6 years ago
- CGRA Compilation Framework☆82Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆60Updated last year
- ☆14Updated 2 years ago
- ☆26Updated 7 years ago
- CGRA framework with vectorization support.☆24Updated this week
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- ☆34Updated 3 years ago
- ☆27Updated 5 years ago