zslwyuan / Light-HLSView external linksLinks
Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)
☆62Mar 17, 2022Updated 3 years ago
Alternatives and similar repositories for Light-HLS
Users that are interested in Light-HLS are comparing it to the libraries listed below
Sorting:
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Mar 9, 2024Updated last year
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- ☆60Aug 4, 2023Updated 2 years ago
- A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…☆105Jun 17, 2022Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Jul 17, 2023Updated 2 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆97Jan 29, 2026Updated 2 weeks ago
- ☆29Oct 4, 2017Updated 8 years ago
- ☆13Jun 20, 2023Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆181Aug 16, 2025Updated 5 months ago
- ☆24Nov 10, 2020Updated 5 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Oct 23, 2018Updated 7 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Oct 3, 2023Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Dec 19, 2025Updated last month
- ☆87Mar 5, 2024Updated last year
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 8 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Sep 3, 2021Updated 4 years ago
- Vitis HLS LLVM source code and examples☆403Sep 30, 2025Updated 4 months ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated 11 months ago
- MLIR+EqSat☆25Jan 10, 2026Updated last month
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆24May 23, 2024Updated last year
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆288May 15, 2024Updated last year
- ☆72Feb 16, 2023Updated 2 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- ☆10Jan 25, 2023Updated 3 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- C++ logic network library☆275Sep 30, 2025Updated 4 months ago
- Build Customized FPGA Implementations for Vivado☆355Updated this week
- ☆12Jul 20, 2022Updated 3 years ago