maestro-project / maestro
An analytical cost model evaluating DNN mappings (dataflows and tiling).
☆212Updated last year
Alternatives and similar repositories for maestro:
Users that are interested in maestro are comparing it to the libraries listed below
- Repository to host and maintain scale-sim-v2 code☆282Updated 3 weeks ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆136Updated last month
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- ☆351Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆130Updated 10 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆372Updated 2 weeks ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆218Updated 2 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆108Updated 2 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆143Updated last week
- Explore the energy-efficient dataflow scheduling for neural networks.☆221Updated 4 years ago
- Processing-In-Memory (PIM) Simulator☆157Updated 4 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆231Updated 2 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆174Updated last year
- Tool for optimize CNN blocking☆94Updated 5 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆137Updated this week
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆106Updated 2 months ago
- ☆65Updated 2 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆65Updated 5 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆182Updated 4 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆197Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆122Updated this week
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated 3 weeks ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆65Updated last month
- Simulator for BitFusion☆97Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆91Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated last month
- Release of stream-specialization software/hardware stack.☆120Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year