maestro-project / maestroLinks
An analytical cost model evaluating DNN mappings (dataflows and tiling).
☆228Updated last year
Alternatives and similar repositories for maestro
Users that are interested in maestro are comparing it to the libraries listed below
Sorting:
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆148Updated 3 months ago
- Repository to host and maintain SCALE-Sim code☆343Updated 3 weeks ago
- ☆363Updated 2 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆138Updated 2 months ago
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆223Updated 2 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆416Updated last month
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆157Updated 3 weeks ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆227Updated 5 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆244Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆90Updated 4 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆155Updated this week
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆179Updated last year
- Processing-In-Memory (PIM) Simulator☆185Updated 9 months ago
- Simulator for BitFusion☆101Updated 5 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆86Updated last year
- ☆56Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆71Updated 6 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆62Updated 3 weeks ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- ☆70Updated 7 months ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆102Updated 5 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆146Updated 7 months ago
- A scalable High-Level Synthesis framework on MLIR☆274Updated last year
- CSV spreadsheets and other material for AI accelerator survey papers☆177Updated last year