maestro-project / maestroLinks
An analytical cost model evaluating DNN mappings (dataflows and tiling).
☆217Updated last year
Alternatives and similar repositories for maestro
Users that are interested in maestro are comparing it to the libraries listed below
Sorting:
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆138Updated last week
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- Repository to host and maintain scale-sim-v2 code☆300Updated last month
- STONNE: A Simulation Tool for Neural Networks Engines☆132Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆150Updated 2 months ago
- ☆351Updated 2 years ago
- Simulator for BitFusion☆99Updated 4 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆222Updated 4 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆109Updated 2 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆390Updated 2 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆118Updated 3 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- Processing-In-Memory (PIM) Simulator☆165Updated 5 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆85Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- A pre-RTL, power-performance model for fixed-function accelerators☆176Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated 2 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- ☆71Updated 5 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆199Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Updated 2 years ago