maestro-project / maestro
An analytical cost model evaluating DNN mappings (dataflows and tiling).
☆213Updated last year
Alternatives and similar repositories for maestro:
Users that are interested in maestro are comparing it to the libraries listed below
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆136Updated 2 months ago
- Repository to host and maintain scale-sim-v2 code☆290Updated last week
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- ☆350Updated last year
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆380Updated last month
- STONNE: A Simulation Tool for Neural Networks Engines☆130Updated 11 months ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆221Updated 4 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆145Updated last month
- Simulator for BitFusion☆99Updated 4 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆218Updated 2 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆234Updated 2 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆176Updated last year
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆109Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆113Updated 2 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated last month
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆84Updated last year
- ☆65Updated 2 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆140Updated this week
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- Processing-In-Memory (PIM) Simulator☆161Updated 4 months ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆80Updated last week
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆198Updated 2 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆210Updated 6 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆49Updated last month
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆190Updated 4 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆129Updated last year