maestro-project / maestroLinks
An analytical cost model evaluating DNN mappings (dataflows and tiling).
☆243Updated last year
Alternatives and similar repositories for maestro
Users that are interested in maestro are comparing it to the libraries listed below
Sorting:
- Repository to host and maintain SCALE-Sim code☆390Updated last week
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆152Updated 6 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆147Updated 6 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- ☆371Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆232Updated 3 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆438Updated 2 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆174Updated 2 months ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆254Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆73Updated last month
- Tool for optimize CNN blocking☆94Updated 5 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆177Updated 2 weeks ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆106Updated 7 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆81Updated 9 months ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆110Updated 8 months ago
- A scalable High-Level Synthesis framework on MLIR☆285Updated last year
- Explore the energy-efficient dataflow scheduling for neural networks.☆232Updated 5 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆183Updated last year
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆213Updated 2 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- CSV spreadsheets and other material for AI accelerator survey papers☆185Updated last month
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- Simulator for BitFusion☆102Updated 5 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Updated 3 years ago
- ☆73Updated 10 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year