maestro-project / maestroLinks
An analytical cost model evaluating DNN mappings (dataflows and tiling).
☆245Updated last year
Alternatives and similar repositories for maestro
Users that are interested in maestro are comparing it to the libraries listed below
Sorting:
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆154Updated 8 months ago
- Repository to host and maintain SCALE-Sim code☆411Updated last month
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 7 months ago
- ☆377Updated 2 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆114Updated 3 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆236Updated 3 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆255Updated 3 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆449Updated 4 months ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆233Updated 5 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆180Updated last week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆108Updated 9 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 3 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Updated 10 months ago
- A pre-RTL, power-performance model for fixed-function accelerators☆184Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆185Updated 3 weeks ago
- A co-design architecture on sparse attention☆55Updated 4 years ago
- Processing-In-Memory (PIM) Simulator☆221Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆113Updated 9 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆287Updated last year
- Simulator for BitFusion☆102Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆132Updated 7 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆46Updated last year
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆68Updated 6 years ago