maestro-project / maestroLinks
An analytical cost model evaluating DNN mappings (dataflows and tiling).
☆224Updated last year
Alternatives and similar repositories for maestro
Users that are interested in maestro are comparing it to the libraries listed below
Sorting:
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆147Updated 2 months ago
- Repository to host and maintain SCALE-Sim code☆331Updated last week
- STONNE: A Simulation Tool for Neural Networks Engines☆137Updated 2 months ago
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- ☆360Updated 2 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆415Updated last month
- AutoSA: Polyhedral-Based Systolic Array Compiler☆222Updated 2 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆156Updated last month
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆241Updated 2 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆111Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆149Updated last week
- Explore the energy-efficient dataflow scheduling for neural networks.☆225Updated 5 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆206Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆86Updated 3 months ago
- Simulator for BitFusion☆101Updated 5 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆177Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆146Updated 6 months ago
- Processing-In-Memory (PIM) Simulator☆182Updated 8 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆69Updated 5 months ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆102Updated 4 months ago
- A co-design architecture on sparse attention☆51Updated 4 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆28Updated 2 years ago
- ☆56Updated last year
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆270Updated last year
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆86Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year