maestro-project / maestroLinks
An analytical cost model evaluating DNN mappings (dataflows and tiling).
☆232Updated last year
Alternatives and similar repositories for maestro
Users that are interested in maestro are comparing it to the libraries listed below
Sorting:
- Repository to host and maintain SCALE-Sim code☆349Updated last month
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆149Updated 4 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆139Updated 3 months ago
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- ☆365Updated 2 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆420Updated last week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆225Updated 2 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆227Updated 5 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆104Updated 5 months ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆149Updated 7 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆160Updated last month
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- A pre-RTL, power-performance model for fixed-function accelerators☆180Updated last year
- Processing-In-Memory (PIM) Simulator☆194Updated 9 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆248Updated 2 years ago
- Simulator for BitFusion☆101Updated 5 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆75Updated 6 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆93Updated 5 months ago
- CSV spreadsheets and other material for AI accelerator survey papers☆179Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- A co-design architecture on sparse attention☆52Updated 4 years ago
- A scalable High-Level Synthesis framework on MLIR☆278Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆63Updated last week
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆86Updated last year
- ☆57Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year