Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
☆446Aug 24, 2025Updated 6 months ago
Alternatives and similar repositories for pymtl3
Users that are interested in pymtl3 are comparing it to the libraries listed below
Sorting:
- Python-based hardware modeling framework☆245Oct 27, 2019Updated 6 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆296Nov 17, 2025Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆284Dec 8, 2025Updated 2 months ago
- Next generation CGRA generator☆118Feb 14, 2026Updated 2 weeks ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated 2 months ago
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago
- Project repo for the POSH on-chip network generator☆52Mar 18, 2025Updated 11 months ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated 2 weeks ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 4 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- Time-sensitive affine types for predictable hardware generation☆148Jan 5, 2026Updated 2 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆773Jun 15, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- SystemVerilog compiler and language services☆968Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Intermediate Language (IL) for Hardware Accelerator Generators☆582Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,016Jan 16, 2026Updated last month
- The MyHDL development repository☆1,113Apr 10, 2025Updated 10 months ago
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- A modern hardware definition language and toolchain based on Python☆1,914Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- The OpenPiton Platform☆772Feb 25, 2026Updated last week
- Modular hardware build system☆1,130Feb 26, 2026Updated last week
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 2 months ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Jul 29, 2019Updated 6 years ago
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆325Aug 10, 2024Updated last year
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- Circuit IR Compilers and Tools☆2,044Feb 26, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago