Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
☆453Apr 5, 2026Updated last month
Alternatives and similar repositories for pymtl3
Users that are interested in pymtl3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python-based hardware modeling framework☆246Oct 27, 2019Updated 6 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆300May 2, 2026Updated 3 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆292May 9, 2026Updated 2 weeks ago
- Project repo for the POSH on-chip network generator☆53Mar 18, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated 2 weeks ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225Updated this week
- Next generation CGRA generator☆120Updated this week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆237Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆297Oct 30, 2025Updated 6 months ago
- Hardware Description Languages☆1,147Apr 6, 2026Updated last month
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 2 years ago
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 4 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆318Mar 6, 2026Updated 2 months ago
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆803Apr 24, 2026Updated last month
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆791Jun 15, 2024Updated last year
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- Intermediate Language (IL) for Hardware Accelerator Generators☆595May 10, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460Updated this week
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- The MyHDL development repository☆1,117Apr 10, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆173Mar 4, 2026Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆159Feb 18, 2026Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 2 weeks ago
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- SystemVerilog compiler and language services☆1,039May 16, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,060May 15, 2026Updated last week
- A Python toolbox for building complex digital hardware☆1,324Jan 5, 2026Updated 4 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Jul 29, 2019Updated 6 years ago
- The OpenPiton Platform☆791Feb 25, 2026Updated 3 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A modern hardware definition language and toolchain based on Python☆2,010Apr 28, 2026Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆291Apr 30, 2026Updated 3 weeks ago
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆325Mar 8, 2026Updated 2 months ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,379Updated this week
- Circuit IR Compilers and Tools☆2,129Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,262Updated this week