Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
☆458Apr 5, 2026Updated 2 months ago
Alternatives and similar repositories for pymtl3
Users that are interested in pymtl3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python-based hardware modeling framework☆246Oct 27, 2019Updated 6 years ago
- magma circuits☆263Oct 19, 2024Updated last year
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆301Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆293May 9, 2026Updated last month
- Project repo for the POSH on-chip network generator☆53Mar 18, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225May 19, 2026Updated 3 weeks ago
- Next generation CGRA generator☆119May 26, 2026Updated 2 weeks ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆238Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆297Oct 30, 2025Updated 7 months ago
- Hardware Description Languages☆1,151Apr 6, 2026Updated 2 months ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- Time-sensitive affine types for predictable hardware generation☆153Jan 5, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆322Mar 6, 2026Updated 3 months ago
- SystemVerilog to Verilog conversion☆736Mar 28, 2026Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆811Jun 5, 2026Updated last week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆797Jun 15, 2024Updated last year
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- Intermediate Language (IL) for Hardware Accelerator Generators☆598Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- The MyHDL development repository☆1,119Apr 10, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆175Mar 4, 2026Updated 3 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆161Feb 18, 2026Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,420Updated this week
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- SystemVerilog compiler and language services☆1,068Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,069May 15, 2026Updated 3 weeks ago
- A Python toolbox for building complex digital hardware☆1,327Jan 5, 2026Updated 5 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Jul 29, 2019Updated 6 years ago
- The OpenPiton Platform☆794Feb 25, 2026Updated 3 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A modern hardware definition language and toolchain based on Python☆2,028May 25, 2026Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆294Updated this week
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆326Mar 8, 2026Updated 3 months ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,399Updated this week
- Circuit IR Compilers and Tools☆2,159Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,285Updated this week