Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
☆463Jul 2, 2026Updated last month
Alternatives and similar repositories for pymtl3
Users that are interested in pymtl3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python-based hardware modeling framework☆246Oct 27, 2019Updated 6 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆303Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆293Jun 18, 2026Updated last month
- Project repo for the POSH on-chip network generator☆53Mar 18, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Jul 23, 2026Updated 3 weeks ago
- Next generation CGRA generator☆119Jul 16, 2026Updated 3 weeks ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆299Jul 23, 2026Updated 3 weeks ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 3 years ago
- Hardware Description Languages☆1,166Jul 9, 2026Updated last month
- Time-sensitive affine types for predictable hardware generation☆153Jan 5, 2026Updated 7 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆325Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Linux-capable RISC-V multicore for and by the world☆825Jul 13, 2026Updated last month
- SystemVerilog to Verilog conversion☆748Mar 28, 2026Updated 4 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆786Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆609Updated this week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆40Jan 16, 2025Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆179Mar 4, 2026Updated 5 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Jul 28, 2026Updated 2 weeks ago
- The MyHDL development repository☆1,125Apr 10, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆163Jun 17, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,447Updated this week
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last month
- A Python toolbox for building complex digital hardware☆1,331Jan 5, 2026Updated 7 months ago
- An open-source static random access memory (SRAM) compiler.☆1,115Updated this week
- SystemVerilog compiler and language services☆1,112Updated this week
- The OpenPiton Platform☆809Feb 25, 2026Updated 5 months ago
- high-performance RTL simulator☆195Aug 4, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆92Jul 29, 2019Updated 7 years ago
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆327Mar 8, 2026Updated 5 months ago
- A modern hardware definition language and toolchain based on Python☆2,067Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated 2 weeks ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- Circuit IR Compilers and Tools☆2,216Updated this week