Alternatives and similar repositories for arena

Users that are interested in arena are comparing it to the libraries listed below

• cornell-zhang / GraphLily
  A graph linear algebra overlay
  ☆51Updated 2 years ago
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆64Updated last year
• MPSLab-ASU / DiRAC
  Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators
  ☆30Updated 2 years ago
• MPSLab-ASU / ccf
  CGRA Compilation Framework
  ☆88Updated 2 years ago
• zhguanw / lin-analyzer
  A high-level performance analysis tool for FPGA-based accelerators
  ☆20Updated 8 years ago
• ecolab-nus / lisa
  A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.
  ☆40Updated 3 years ago
• Xilinx / merlin-compiler
  ☆59Updated 2 years ago
• cornell-zhang / uptune
  A Generic Distributed Auto-Tuning Infrastructure
  ☆22Updated 4 years ago
• tancheng / VectorCGRA
  CGRA framework with vectorization support.
  ☆36Updated this week
• Accelergy-Project / processing-in-memory-design
  ☆25Updated last year
• cornell-zhang / UniSparse
  UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)
  ☆32Updated 11 months ago
• stonne-simulator / omega
  A simulation framework for modeling efficiency of Graph Neural Network Dataflows
  ☆23Updated 8 months ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆47Updated 3 years ago
• sharc-lab / gnn-builder
  An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization
  ☆23Updated last year
• Blaok / fpga-runtime
  ☆12Updated last year
• pku-dasys / easymac
  ☆16Updated 3 years ago
• yzwangfeng / reram-synthesis
  A synthesis flow for hybrid processing-in-RRAM modes
  ☆12Updated 4 years ago
• cornell-zhang / HiSparse
  High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS
  ☆95Updated last year
• UIUC-ChenLab / ScaleHLS-HIDA
  ☆60Updated 7 months ago
• breagen / MachSuite
  Benchmarks for Accelerator Design and Customized Architectures
  ☆131Updated 5 years ago
• hpc-ulisboa / NDPmulator
  A Full-System Framework for Simulating NDP devices from Caches to DRAM
  ☆20Updated last year
• arc-research-lab / AIM
  AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…
  ☆25Updated 5 months ago
• SwarmArch / chronos
  The Chronos FPGA Framework to accelerate ordered applications
  ☆22Updated 5 years ago
• UCLA-VAST / HARP
  ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS
  ☆21Updated last year
• NeuraChip / neurachip
  NeuraChip Accelerator Simulator
  ☆14Updated last year
• hngenc / stellar
  ☆32Updated last year
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆24Updated 11 months ago
• UT-LCA / ML4Accel-Dataset
  Dataset for ML-guided Accelerator Design
  ☆39Updated 11 months ago
• icgrp / hipr
  ☆16Updated 2 years ago
• sfu-arch / muir
  ☆24Updated 5 years ago