The programming runtime and interfaces for ARENA.
☆14Sep 14, 2021Updated 4 years ago
Alternatives and similar repositories for arena
Users that are interested in arena are comparing it to the libraries listed below
Sorting:
- Project repo for the POSH on-chip network generator☆52Mar 18, 2025Updated 11 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆169Mar 2, 2023Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Jan 6, 2026Updated last month
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆154Feb 18, 2026Updated 2 weeks ago
- ☆14Feb 1, 2026Updated last month
- CGRA framework with vectorization support.☆44Feb 25, 2026Updated last week
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 7 years ago
- ☆13Aug 1, 2024Updated last year
- SV-Sim: Scalable PGAS-based State Vector Simulation of Quantum Circuits☆20Feb 2, 2024Updated 2 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Apr 5, 2022Updated 3 years ago
- ☆16Apr 10, 2023Updated 2 years ago
- Heterogenous ML accelerator☆20May 5, 2025Updated 9 months ago
- ☆18Feb 3, 2022Updated 4 years ago
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆18Jan 12, 2023Updated 3 years ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆19Mar 6, 2021Updated 4 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆24May 23, 2024Updated last year
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆25Jan 7, 2025Updated last year
- Domain-Specific Architecture Generator 2☆22Oct 2, 2022Updated 3 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆24Nov 8, 2024Updated last year
- An Open-Source Tool for CGRA Accelerators☆30Sep 12, 2025Updated 5 months ago
- ☆24Nov 10, 2020Updated 5 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26May 29, 2022Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- ☆33Nov 6, 2024Updated last year
- A client for the Lacuna Expanse☆43Nov 22, 2019Updated 6 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Feb 18, 2022Updated 4 years ago
- ☆13Jan 8, 2020Updated 6 years ago
- Photonic and metamaterials calculations☆13Jan 2, 2026Updated 2 months ago
- ☆21Nov 12, 2025Updated 3 months ago
- rv6 is a kernel & operating system written entirely in rust.☆11Nov 7, 2019Updated 6 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆39Mar 30, 2022Updated 3 years ago
- Translate a subset of C to Verilog☆12May 8, 2019Updated 6 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- CGRA Compilation Framework☆91Jul 15, 2023Updated 2 years ago
- An integrated CGRA design framework☆91Mar 18, 2025Updated 11 months ago
- A graph linear algebra overlay☆52Apr 26, 2023Updated 2 years ago