pnnl / arena
The programming runtime and interfaces for ARENA.
☆14Updated 3 years ago
Alternatives and similar repositories for arena
Users that are interested in arena are comparing it to the libraries listed below
Sorting:
- A graph linear algebra overlay☆51Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- CGRA framework with vectorization support.☆29Updated this week
- ☆15Updated 2 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 7 years ago
- CGRA Compilation Framework☆83Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆68Updated 3 weeks ago
- ☆10Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆26Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆127Updated last week
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆35Updated 2 weeks ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆51Updated last month
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- ACM TODAES Best Paper Award, 2022☆23Updated last year
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated 2 years ago
- ☆23Updated 4 years ago
- ☆15Updated 2 years ago
- ☆29Updated 5 months ago
- ☆86Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 7 months ago
- Project repo for the POSH on-chip network generator☆45Updated last month
- EQueue Dialect☆40Updated 3 years ago
- ☆16Updated 3 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆22Updated 6 months ago