pnnl / arenaLinks
The programming runtime and interfaces for ARENA.
☆14Updated 3 years ago
Alternatives and similar repositories for arena
Users that are interested in arena are comparing it to the libraries listed below
Sorting:
- A graph linear algebra overlay☆51Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- ☆15Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- CGRA Compilation Framework☆83Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆53Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- ☆86Updated last year
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- EQueue Dialect☆40Updated 3 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- ☆10Updated 2 years ago
- ☆24Updated 4 years ago
- An integrated CGRA design framework☆88Updated 2 months ago
- ☆29Updated 6 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- ☆44Updated this week
- ☆35Updated 4 years ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 6 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago