pnnl / arena
The programming runtime and interfaces for ARENA.
☆14Updated 3 years ago
Related projects: ⓘ
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆51Updated 2 weeks ago
- A graph linear algebra overlay☆47Updated last year
- CGRA framework with vectorization support.☆18Updated 5 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- ☆11Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆53Updated this week
- CGRA Compilation Framework☆77Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago
- EQueue Dialect☆38Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year
- gem5 repository to study chiplet-based systems☆63Updated 5 years ago
- ☆23Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆28Updated 2 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆18Updated 9 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆62Updated last month
- ☆33Updated 6 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆43Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆50Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆102Updated last week
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆26Updated last year
- A high-level performance analysis tool for FPGA-based accelerators☆18Updated 7 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆19Updated last month
- STONNE Simulator integrated into SST Simulator☆15Updated 5 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- Heterogenous ML accelerator☆15Updated 5 months ago
- ☆23Updated 5 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆113Updated 4 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated last year
- ☆31Updated 3 years ago