CodeNameGrapefruit / SoC_CNNLinks
Convolutional Neural Network Implemented in Verilog for System on Chip
☆27Updated 6 years ago
Alternatives and similar repositories for SoC_CNN
Users that are interested in SoC_CNN are comparing it to the libraries listed below
Sorting:
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆23Updated 7 years ago
- 使用FPGA实现CNN模型☆15Updated 5 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 5 years ago
- ☆33Updated 6 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆12Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆32Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- AXI总线连接器☆97Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- ☆16Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- ☆65Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year