CNN on Artix-7 FPGA to perform pattern detection from a pool of objects
☆12Sep 12, 2018Updated 7 years ago
Alternatives and similar repositories for Convolutional-Neutral-Network-on-FPGA
Users that are interested in Convolutional-Neutral-Network-on-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 7 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆487Feb 27, 2018Updated 8 years ago
- Hardware Acceleration of Neural Networks for Event Camera-Based Object Detection on SoC FPGAs☆22Jun 19, 2026Updated last month
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆199Mar 20, 2024Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆108Sep 9, 2018Updated 7 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 4 years ago
- High Throughput Image Filters on FPGAs☆14Oct 17, 2017Updated 8 years ago
- A realization of fractional Fourier transform based on MATLAB☆11Apr 27, 2021Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Aug 23, 2019Updated 6 years ago
- TDC1000 and TDC7200 communication driver☆10Feb 22, 2023Updated 3 years ago
- ADA4522-2ARMZ Lownoise Amp☆11Jul 3, 2022Updated 4 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Jul 19, 2024Updated 2 years ago
- An arduino controlled LCD display for showing CPU and RAM status of a Windows PC.☆11Jan 19, 2014Updated 12 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22May 7, 2024Updated 2 years ago
- ☆13Nov 8, 2025Updated 8 months ago
- Apple暑期返校送耳机活动监控，发现活动开始后通过邮件的方式提醒☆16Jun 16, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆85Sep 2, 2021Updated 4 years ago
- SoapySDR Red Pitaya module☆10Oct 9, 2025Updated 9 months ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- A networked FPGA key-value store written in Clash☆30Apr 1, 2024Updated 2 years ago
- a derivative of Lar's Arduino GPSDO☆11Jun 5, 2026Updated last month
- DOA估计搜集到的代码☆16Nov 30, 2023Updated 2 years ago
- Python program to calculates the real and imaginary part of the dielectric function, real and imaginary part of the refractive index for …☆12Sep 9, 2015Updated 10 years ago
- round robin arbiter☆78Jul 17, 2014Updated 12 years ago
- Some knowledge about riscv rvv1.0，include rvv intrinsic examples☆15Dec 30, 2025Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- ☆18May 30, 2019Updated 7 years ago
- Final project for Computer Architecture FA16☆20Jan 5, 2017Updated 9 years ago
- NanoOpt: Deriving potentials for coarse-grained nanoparticles via potential-matching☆11Oct 8, 2021Updated 4 years ago
- ☆12Mar 25, 2021Updated 5 years ago
- Convolutional Neural Net written for implementation on an FPGA☆21Jun 26, 2017Updated 9 years ago