CNN on Artix-7 FPGA to perform pattern detection from a pool of objects
☆12Sep 12, 2018Updated 8 years ago
Alternatives and similar repositories for Convolutional-Neutral-Network-on-FPGA
Users that are interested in Convolutional-Neutral-Network-on-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆489Feb 27, 2018Updated 8 years ago
- Instruction decoder microbenchmark suite☆11Oct 31, 2017Updated 8 years ago
- Hardware Acceleration of Neural Networks for Event Camera-Based Object Detection on SoC FPGAs☆26Sep 16, 2026Updated last month
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Neural Network accelerator powered by MVUs and RISC-V.☆13Jul 21, 2024Updated 2 years ago
- DMA controller for CNN accelerator☆15May 22, 2017Updated 9 years ago
- A fork of the VICE emulator with VIC-II Kawari Extensions added - For development purposes☆12Oct 22, 2026Updated last week
- Implementing a LeNet-5 network to achieve hand-written digital's recognition with pure verilog.☆11Dec 9, 2024Updated last year
- Examples of unions, interfaces, and assertions in SystemVerilog☆14Aug 31, 2013Updated 13 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆199Mar 20, 2024Updated 2 years ago
- RTL-level Convolutional Network Accelerator Implementation on Xilinx Spartan 6. Evaluation for scalability.☆13Jan 9, 2020Updated 6 years ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- ☆15Jun 22, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 4 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆14Jun 4, 2024Updated 2 years ago
- This repo contains a parameterizable TPU-like design (in Verilog) that will be overlayed onto an FPGA (probably PYNQ). We plan to add thi…☆15Jul 17, 2022Updated 4 years ago
- High Throughput Image Filters on FPGAs☆13Oct 17, 2017Updated 9 years ago
- ☆16Nov 19, 2022Updated 3 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆18Jun 24, 2026Updated 4 months ago
- Markdown exporter for the PeakRDL toolchain☆13Oct 19, 2026Updated last week
- A realization of fractional Fourier transform based on MATLAB☆11Apr 27, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- TDC1000 and TDC7200 communication driver☆10Feb 22, 2023Updated 3 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆27Aug 23, 2019Updated 7 years ago
- 实现带有BD（Buffer Description缓存描述符）的四通道DMA控制器设计，每个通道包括配置寄存器模块，源端控制模 块，缓存模块和目的端控制模块☆12Sep 12, 2023Updated 3 years ago
- SoapySDR Red Pitaya module☆10Oct 10, 2026Updated 2 weeks ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22May 7, 2024Updated 2 years ago
- Time to Digital Converter on an FPGA☆11Oct 19, 2019Updated 7 years ago
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆594Jun 18, 2018Updated 8 years ago
- Apple暑期返校送耳机活动监控，发现活动开始后通过邮件的方式提醒☆16Jun 16, 2020Updated 6 years ago
- Arizona State University CSE320☆14Mar 22, 2015Updated 11 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Nuclei E203 with yolo accelerator based on xc7k325☆19Jul 19, 2024Updated 2 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆76Updated this week
- My project 9 demo for the nand2tetris course☆16Dec 22, 2021Updated 4 years ago
- BOE Hardware Design☆11Apr 3, 2018Updated 8 years ago
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 6 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Feb 28, 2021Updated 5 years ago