CNN on Artix-7 FPGA to perform pattern detection from a pool of objects
☆12Sep 12, 2018Updated 7 years ago
Alternatives and similar repositories for Convolutional-Neutral-Network-on-FPGA
Users that are interested in Convolutional-Neutral-Network-on-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CNN acceleration on virtex-7 FPGA with verilog HDL☆481Feb 27, 2018Updated 8 years ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆16Mar 12, 2023Updated 3 years ago
- Instruction decoder microbenchmark suite☆11Oct 31, 2017Updated 8 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆196Mar 20, 2024Updated 2 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- Free TPU OS running on the FPGA☆10May 6, 2023Updated 2 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 3 years ago
- High Throughput Image Filters on FPGAs☆14Oct 17, 2017Updated 8 years ago
- A realization of fractional Fourier transform based on MATLAB☆10Apr 27, 2021Updated 4 years ago
- ☆15Jun 22, 2022Updated 3 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Aug 23, 2019Updated 6 years ago
- Hardware Acceleration of Neural Networks for Event Camera-Based Object Detection on SoC FPGAs☆22Apr 14, 2026Updated last week
- Nuclei E203 with yolo accelerator based on xc7k325☆19Jul 19, 2024Updated last year
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆83Sep 2, 2021Updated 4 years ago
- ☆12Nov 8, 2025Updated 5 months ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆23May 7, 2024Updated last year
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- SoapySDR Red Pitaya module☆10Oct 9, 2025Updated 6 months ago
- round robin arbiter☆78Jul 17, 2014Updated 11 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Python program to calculates the real and imaginary part of the dielectric function, real and imaginary part of the refractive index for …☆12Sep 9, 2015Updated 10 years ago
- High Oscillatory Ordinary Differential Equation Solver in Julia☆18Dec 1, 2024Updated last year
- ☆19Dec 19, 2018Updated 7 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- A networked FPGA key-value store written in Clash☆30Apr 1, 2024Updated 2 years ago
- fpga跑sobel识别算法☆47Mar 15, 2021Updated 5 years ago
- TDC1000 and TDC7200 communication driver☆10Feb 22, 2023Updated 3 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- ADA4522-2ARMZ Lownoise Amp☆11Jul 3, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- NanoOpt: Deriving potentials for coarse-grained nanoparticles via potential-matching☆11Oct 8, 2021Updated 4 years ago
- Final project for Computer Architecture FA16☆20Jan 5, 2017Updated 9 years ago
- Schematic, PCB and source code for a low-cost TDC interface designed for performing RF--Photon correllation for atomic physics experiment…☆10Jun 17, 2020Updated 5 years ago
- Convolutional Neural Net written for implementation on an FPGA☆21Jun 26, 2017Updated 8 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆14Apr 13, 2026Updated last week
- 2023年全国大学生集成电路创新创业大赛-海运捷讯杯-全国二等奖作品 FPGA-Based SSD-MobileNet Acceleator; CNN Acceleator; China IC Competition☆22Dec 2, 2024Updated last year
- Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样，将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E☆14Aug 8, 2025Updated 8 months ago