CNN on Artix-7 FPGA to perform pattern detection from a pool of objects
☆12Sep 12, 2018Updated 7 years ago
Alternatives and similar repositories for Convolutional-Neutral-Network-on-FPGA
Users that are interested in Convolutional-Neutral-Network-on-FPGA are comparing it to the libraries listed below
Sorting:
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 6 years ago
- ☆13Aug 25, 2022Updated 3 years ago
- TDC1000 and TDC7200 communication driver☆10Feb 22, 2023Updated 3 years ago
- ☆12Nov 8, 2025Updated 4 months ago
- Schematic, PCB and source code for a low-cost TDC interface designed for performing RF--Photon correllation for atomic physics experiment…☆10Jun 17, 2020Updated 5 years ago
- Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样，将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E☆14Aug 8, 2025Updated 7 months ago
- ☆11Oct 24, 2024Updated last year
- Python program to calculates the real and imaginary part of the dielectric function, real and imaginary part of the refractive index for …☆12Sep 9, 2015Updated 10 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆14Feb 11, 2026Updated 3 weeks ago
- A realization of fractional Fourier transform based on MATLAB☆10Apr 27, 2021Updated 4 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- Free TPU OS running on the FPGA☆10May 6, 2023Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆195Mar 20, 2024Updated last year
- NanoOpt: Deriving potentials for coarse-grained nanoparticles via potential-matching☆11Oct 8, 2021Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆108Sep 9, 2018Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 5 years ago
- FPGA for uSDR☆20Feb 22, 2026Updated 2 weeks ago
- Implementation of tappped delay line TDC on FPGA☆13Dec 28, 2022Updated 3 years ago
- LWDO-SDR - experimental LF/VLF SDR timing receiver☆14May 13, 2022Updated 3 years ago
- ☆16Jul 12, 2020Updated 5 years ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- Motion detection in both software and in hardware-accelerated OpenCV☆15Dec 26, 2016Updated 9 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆13Jun 4, 2024Updated last year
- Solidstate relay card for Keithley DMM6500 using an STM32 microcontroller☆16Apr 11, 2021Updated 4 years ago
- 2023年全国大学生集成电路创新创业大赛-海运捷讯杯-全国二等奖作品 FPGA-Based SSD-MobileNet Acceleator; CNN Acceleator; China IC Competition☆15Dec 2, 2024Updated last year
- Generate LAMMPS datafile of confined tribological systems for NEMD simulations. Structure: slab-OFM-alkane-OFM-slab☆12Feb 27, 2026Updated last week
- DOA估计搜集到的代码☆14Nov 30, 2023Updated 2 years ago
- Time to Digital Converter on an FPGA☆18Oct 8, 2020Updated 5 years ago
- High Oscillatory Ordinary Differential Equation Solver in Julia☆17Dec 1, 2024Updated last year
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 3 years ago
- ☆15Jun 22, 2022Updated 3 years ago
- DMA-PCIE-BOARD-75T☆18Nov 20, 2024Updated last year
- The implemention & test code for xilinx fft ip core(v 9.0), standard AIX4, for future reference☆16Jul 14, 2019Updated 6 years ago
- High Throughput Image Filters on FPGAs☆14Oct 17, 2017Updated 8 years ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆18Jan 4, 2014Updated 12 years ago
- All thing about SDRPi☆20Mar 17, 2023Updated 2 years ago
- Codes for performing numerical calculations to study the diamond nv-center quantum system☆15Dec 3, 2020Updated 5 years ago