boaaaang / CNN-Implementation-in-Verilog
Convolutional Neural Network RTL-level Design
☆51Updated 3 years ago
Alternatives and similar repositories for CNN-Implementation-in-Verilog:
Users that are interested in CNN-Implementation-in-Verilog are comparing it to the libraries listed below
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆148Updated 10 months ago
- An LeNet RTL implement onto FPGA☆45Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆176Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆191Updated 2 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆34Updated 2 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆29Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆98Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆155Updated 5 years ago
- ☆107Updated 4 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆169Updated 5 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆142Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- AXI总线连接器☆97Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆30Updated 2 years ago
- 数字IC秋招项目、手撕代码☆34Updated last year
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆166Updated last year
- Implementation of CNN using Verilog☆212Updated 7 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆145Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆63Updated 2 months ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆16Updated 11 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆61Updated 8 months ago
- some interesting demos for starters☆76Updated 2 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆178Updated 7 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆74Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago