Convolutional Neural Network RTL-level Design
☆78Oct 22, 2021Updated 4 years ago
Alternatives and similar repositories for CNN-Implementation-in-Verilog
Users that are interested in CNN-Implementation-in-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Convolution Neural Network of vgg19 model in verilog☆50Jan 4, 2018Updated 8 years ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆18Feb 23, 2022Updated 4 years ago
- Implementation of CNN using Verilog☆245Oct 13, 2017Updated 8 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆166Dec 13, 2020Updated 5 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆586Feb 19, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Superscalar Out-of-Order NPU Design on FPGA☆13May 17, 2024Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆196Mar 20, 2024Updated 2 years ago
- SNN on FPGA☆13Apr 26, 2022Updated 3 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- Generator of verilog description for FPGA MobileNet implementation☆185Jun 23, 2022Updated 3 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- 本项目使用 Vivado 和 SDK 工程软件上完成系统设计和生成相关部署文件，并在 ARM＋FPGA 完成项目部署，实现通过摄取图片并通过 ARM＋FPGA 综合部署和加速识别算法，并通过显示驱动，在显示屏上显示摄像头原图和识别结果。☆10Aug 12, 2022Updated 3 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Dec 12, 2023Updated 2 years ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆13Jun 25, 2025Updated 9 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 5 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 4 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 3 years ago
- FPGA☆160Jun 29, 2024Updated last year
- ☆20Apr 7, 2021Updated 5 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆13Jul 28, 2021Updated 4 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Jun 14, 2019Updated 6 years ago
- IC implementation of Systolic Array for TPU☆347Oct 21, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- FPGA实现动态图像识别☆23Jul 31, 2020Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆45Jun 24, 2022Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆26Mar 8, 2026Updated last month
- An accurate Electro Cardio Graph system, with peak detection and counting mechanism programmed in Verilog.☆15Jan 6, 2019Updated 7 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆171Mar 5, 2025Updated last year
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆588Jun 18, 2018Updated 7 years ago
- ☆11Oct 10, 2019Updated 6 years ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆14Mar 3, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆258Dec 29, 2018Updated 7 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆14Nov 4, 2022Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆185Jun 20, 2024Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆201Dec 15, 2017Updated 8 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 5 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Jun 5, 2023Updated 2 years ago