boaaaang / CNN-Implementation-in-Verilog
Convolutional Neural Network RTL-level Design
☆49Updated 3 years ago
Alternatives and similar repositories for CNN-Implementation-in-Verilog:
Users that are interested in CNN-Implementation-in-Verilog are comparing it to the libraries listed below
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆145Updated 9 months ago
- ☆104Updated 4 years ago
- An LeNet RTL implement onto FPGA☆44Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆92Updated 3 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆34Updated 2 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆28Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆186Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆147Updated 5 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆140Updated last year
- Convolutional Neural Network Using High Level Synthesis☆85Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆139Updated 4 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆158Updated 4 months ago
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆179Updated 7 years ago
- Implementation of CNN using Verilog☆209Updated 7 years ago
- FPGA☆152Updated 9 months ago
- IC implementation of Systolic Array for TPU☆215Updated 5 months ago
- 数字IC秋招项目、手撕代码☆34Updated 11 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆162Updated last year
- hls code zynq 7020 pynq z2 CNN☆81Updated 6 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆15Updated 10 months ago
- Senior Design Project at UW-Madison ECE☆14Updated last year
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆56Updated last month