boaaaang / CNN-Implementation-in-Verilog
Convolutional Neural Network RTL-level Design
☆46Updated 3 years ago
Alternatives and similar repositories for CNN-Implementation-in-Verilog:
Users that are interested in CNN-Implementation-in-Verilog are comparing it to the libraries listed below
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆32Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆136Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆170Updated 11 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆141Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆81Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆142Updated 8 months ago
- ☆101Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆182Updated last year
- 3×3脉动阵列乘法器☆42Updated 5 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆26Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆26Updated 5 years ago
- An LeNet RTL implement onto FPGA☆41Updated 6 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆134Updated 4 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆138Updated 4 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆84Updated 4 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated last year
- FPGA/AES/LeNet/VGG16☆95Updated 6 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆28Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆150Updated 11 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆175Updated 7 years ago
- Implementation of CNN using Verilog☆207Updated 7 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆80Updated last year
- IC implementation of Systolic Array for TPU☆193Updated 4 months ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆12Updated 9 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆89Updated 4 years ago
- some interesting demos for starters☆68Updated 2 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago