jerry-D / HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine
HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx Kintex Ultra Plus brand FPGAs and embedded RISC-V as trainer.
☆57Updated last year
Alternatives and similar repositories for HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine:
Users that are interested in HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine are comparing it to the libraries listed below
- Spiking Neural Network RTL Implementation☆51Updated 3 years ago
- A repository FPGA-friendly SNN models☆32Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆34Updated 5 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆53Updated last year
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 6 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆35Updated 4 years ago
- ☆14Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆54Updated 3 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆175Updated 5 years ago
- ☆87Updated 4 years ago
- FPGA Design of a Spiking Neural Network.☆35Updated 9 months ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆11Updated last year
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆20Updated last year
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆44Updated last year
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆15Updated 4 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆16Updated 4 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆33Updated 7 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆26Updated 5 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆25Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆15Updated 3 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆81Updated 3 years ago
- ☆17Updated 3 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆13Updated 3 years ago
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆54Updated last year
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆10Updated 7 months ago
- fpga跑sobel识别算法☆27Updated 3 years ago