suisuisi / FPGAandCNN
基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现
☆304Updated last year
Alternatives and similar repositories for FPGAandCNN:
Users that are interested in FPGAandCNN are comparing it to the libraries listed below
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆463Updated 4 years ago
- ☆213Updated 11 months ago
- FPGA project☆210Updated 2 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆529Updated 6 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆196Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆147Updated 4 months ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆134Updated 5 years ago
- 2023集创赛紫光同创杯一等奖项目☆95Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated 11 months ago
- FPGA☆150Updated 8 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆137Updated last year
- FPGA☆121Updated 4 years ago
- Implement Tiny YOLO v3 on ZYNQ☆279Updated 2 years ago
- 基于FPGA进行车牌识别☆70Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆85Updated last year
- image processing based FPGA☆102Updated 3 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆135Updated 4 years ago
- FPGA实现简单的图像处理算法☆41Updated last year
- 一个开源的FPGA神经网络加速器。☆145Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆76Updated 3 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆32Updated 2 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆73Updated 2 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆219Updated 6 years ago
- PYNQ学习资料☆162Updated 5 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆59Updated this week
- ☆32Updated last year
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆31Updated 9 months ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆427Updated 7 years ago
- ☆260Updated last year
- 数字IC设计 学习笔记☆129Updated 3 years ago