AniketBadhan / Convolutional-Neural-NetworkLinks
Implementation of CNN using Verilog
☆222Updated 7 years ago
Alternatives and similar repositories for Convolutional-Neural-Network
Users that are interested in Convolutional-Neural-Network are comparing it to the libraries listed below
Sorting:
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆185Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆152Updated 4 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆237Updated 6 years ago
- AMBA bus lecture material☆454Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- ☆277Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- Convolutional Neural Network RTL-level Design☆66Updated 3 years ago
- A convolutional neural network implemented in hardware (verilog)☆159Updated 7 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆128Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆359Updated last year
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- IC implementation of TPU☆128Updated 5 years ago
- 数字IC秋招项目、手撕代码☆36Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆182Updated 8 years ago
- 3 layern artificial ANN to recognize handwritten digits and implement in FPGA☆8Updated 4 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆211Updated 2 months ago
- FPGA☆158Updated last year