AniketBadhan / Convolutional-Neural-NetworkLinks
Implementation of CNN using Verilog
☆223Updated 7 years ago
Alternatives and similar repositories for Convolutional-Neural-Network
Users that are interested in Convolutional-Neural-Network are comparing it to the libraries listed below
Sorting:
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆187Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆163Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆241Updated 6 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆157Updated 4 years ago
- ☆287Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆227Updated 2 years ago
- A convolutional neural network implemented in hardware (verilog)☆161Updated 8 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- AMBA bus lecture material☆467Updated 5 years ago
- Convolutional Neural Network RTL-level Design☆70Updated 3 years ago
- IC implementation of Systolic Array for TPU☆282Updated 11 months ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆98Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆185Updated 8 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- 数字IC秋招项目、手撕代码☆38Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆45Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆383Updated 2 weeks ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆199Updated 11 months ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- IC implementation of TPU☆132Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆222Updated 2 years ago
- FPGA Accelerator for CNN using Vivado HLS☆323Updated 3 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆142Updated 7 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆266Updated 7 years ago