AniketBadhan / Convolutional-Neural-NetworkLinks
Implementation of CNN using Verilog
☆217Updated 7 years ago
Alternatives and similar repositories for Convolutional-Neural-Network
Users that are interested in Convolutional-Neural-Network are comparing it to the libraries listed below
Sorting:
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆148Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆55Updated 3 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆234Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆126Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆200Updated last year
- AMBA bus lecture material☆440Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- IC implementation of Systolic Array for TPU☆246Updated 7 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- ☆268Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆178Updated 7 months ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆349Updated last year
- 3 layern artificial ANN to recognize handwritten digits and implement in FPGA☆8Updated 4 years ago
- FPGA☆155Updated 11 months ago
- IC implementation of TPU☆125Updated 5 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆205Updated last year
- AXI总线连接器☆97Updated 5 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago