hunterlew / convolution_network_on_FPGALinks
CNN acceleration on virtex-7 FPGA with verilog HDL
☆465Updated 7 years ago
Alternatives and similar repositories for convolution_network_on_FPGA
Users that are interested in convolution_network_on_FPGA are comparing it to the libraries listed below
Sorting:
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆574Updated 7 years ago
- FPGA Accelerator for CNN using Vivado HLS☆326Updated 4 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆186Updated 8 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆246Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆189Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆209Updated 2 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆778Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆240Updated 4 years ago
- FPGA☆159Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆272Updated 7 years ago
- PYNQ学习资料☆172Updated 5 years ago
- Implementation of CNN using Verilog☆230Updated 8 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆359Updated 2 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆368Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆304Updated 7 months ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆877Updated last year
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆549Updated 4 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- A convolutional neural network implemented in hardware (verilog)☆165Updated 8 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆103Updated last year
- 中文:☆105Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆88Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- An open source library for image processing on FPGA.☆611Updated 10 years ago
- FPGA/AES/LeNet/VGG16☆109Updated 7 years ago
- 中文版 Parallel Programming for FPGAs☆755Updated last year
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆255Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆205Updated last month