hunterlew / convolution_network_on_FPGA
CNN acceleration on virtex-7 FPGA with verilog HDL
☆442Updated 7 years ago
Alternatives and similar repositories for convolution_network_on_FPGA:
Users that are interested in convolution_network_on_FPGA are comparing it to the libraries listed below
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆545Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆229Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆176Updated last year
- FPGA implementation of Cellular Neural Network (CNN)☆140Updated 7 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆199Updated last year
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆235Updated 4 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆334Updated last year
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆492Updated 4 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆321Updated last year
- FPGA☆153Updated 9 months ago
- Implementation of CNN using Verilog☆212Updated 7 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆232Updated 6 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- Implement Tiny YOLO v3 on ZYNQ☆290Updated last week
- An open source library for image processing on FPGA.☆586Updated 9 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆111Updated 7 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆759Updated 5 years ago
- PYNQ学习资料☆163Updated 5 years ago
- FPGA project☆218Updated 3 years ago
- 中文版 Parallel Programming for FPGAs☆723Updated 8 months ago
- ☆228Updated last year
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆843Updated 8 months ago
- ☆131Updated 10 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆415Updated 5 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆611Updated 6 years ago
- ☆264Updated last year