Charmve / AccANN
🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*
☆17Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for AccANN
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- ☆26Updated 2 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆15Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆29Updated 5 years ago
- cnn accelerator in vivado HLS☆9Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated last year
- ☆20Updated 2 years ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 2 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- ☆17Updated 2 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆10Updated 5 years ago
- ☆19Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆26Updated 2 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆15Updated 2 years ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆14Updated 3 years ago
- ☆23Updated 3 years ago
- ☆24Updated 8 months ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 6 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago