Charmve / AccANNLinks
🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*
☆21Updated last year
Alternatives and similar repositories for AccANN
Users that are interested in AccANN are comparing it to the libraries listed below
Sorting:
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- RTL code for the DPU chip designed for irregular graphs☆13Updated 3 years ago
- ☆26Updated 3 years ago
- EE 272B - VLSI Design Project☆13Updated 4 years ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs☆11Updated 4 years ago
- ☆32Updated 9 months ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆10Updated last year
- Hardware accelerator for convolutional neural networks☆61Updated 3 years ago
- ☆21Updated 3 years ago
- ☆13Updated 3 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- 2020 xilinx summer school☆19Updated 5 years ago
- ☆20Updated 3 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆20Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Fully Hardware-Based Stochastic Neural Network☆22Updated 11 months ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆28Updated 4 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Updated 4 years ago
- ☆35Updated 6 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago