ZFTurbo / MobileNet-in-FPGAView external linksLinks
Generator of verilog description for FPGA MobileNet implementation
☆183Jun 23, 2022Updated 3 years ago
Alternatives and similar repositories for MobileNet-in-FPGA
Users that are interested in MobileNet-in-FPGA are comparing it to the libraries listed below
Sorting:
- Verilog Generator of Neural Net Digit Detector for FPGA☆314Sep 7, 2022Updated 3 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆249Dec 29, 2018Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Mar 20, 2024Updated last year
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆580Jun 18, 2018Updated 7 years ago
- ☆26Dec 12, 2022Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 5 years ago
- LSTM neural network (verilog)☆15Dec 5, 2018Updated 7 years ago
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago
- ☆16Apr 6, 2022Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆38Jan 2, 2021Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Dec 21, 2020Updated 5 years ago
- ☆19Mar 21, 2023Updated 2 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆473Feb 27, 2018Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆108Sep 9, 2018Updated 7 years ago
- ☆71Mar 22, 2020Updated 5 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Jul 4, 2019Updated 6 years ago
- This is just for Takk_Zynq_Labs test.☆27Jan 14, 2022Updated 4 years ago
- Hand written number classification done in hardware (De1-SoC board) using neural networks☆25Mar 21, 2018Updated 7 years ago
- https://www.kaggle.com/c/siim-acr-pneumothorax-segmentation☆42Sep 4, 2019Updated 6 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- Bring FPGA accelerators as a resources available through Docker containers for the OpenStack users.☆16Nov 7, 2022Updated 3 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆890Jul 29, 2024Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Jun 30, 2020Updated 5 years ago
- ☆243Jun 21, 2022Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 5 years ago
- Histopathologic Cancer Detection model based on Kaggle Challenge https://www.kaggle.com/c/histopathologic-cancer-detection (top 1%)☆11Feb 16, 2021Updated 4 years ago
- Keras implementation of layer which performs augmentations of images using GPU.☆49Oct 6, 2021Updated 4 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- Convolutional Neural Network RTL-level Design☆75Oct 22, 2021Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 8 years ago
- A fork of the official TPU models repo with fixes and a solution of the Kaggle Open Images 2019 Object Detection Challenge☆49Oct 15, 2019Updated 6 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆282Dec 5, 2019Updated 6 years ago
- ☆35Jul 24, 2019Updated 6 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆785Dec 10, 2019Updated 6 years ago
- WIP☆21Jul 9, 2017Updated 8 years ago
- ☆22Sep 27, 2022Updated 3 years ago