ZFTurbo / MobileNet-in-FPGALinks
Generator of verilog description for FPGA MobileNet implementation
☆168Updated 2 years ago
Alternatives and similar repositories for MobileNet-in-FPGA
Users that are interested in MobileNet-in-FPGA are comparing it to the libraries listed below
Sorting:
- Verilog Generator of Neural Net Digit Detector for FPGA☆312Updated 2 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆179Updated last year
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- ☆247Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆272Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- Implementation of CNN using Verilog☆218Updated 7 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆258Updated 2 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- DPU on PYNQ☆221Updated last year
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆153Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- Jupyter notebook examples on image classification with quantized neural networks☆69Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- 中文:☆101Updated 5 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆71Updated last year
- FPGA☆155Updated 11 months ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Vitis HLS Library for FINN☆198Updated this week