cceroici / Stochastic-Neural-NetworkLinks
Fully Hardware-Based Stochastic Neural Network
☆22Updated 9 months ago
Alternatives and similar repositories for Stochastic-Neural-Network
Users that are interested in Stochastic-Neural-Network are comparing it to the libraries listed below
Sorting:
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆14Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- EE 272B - VLSI Design Project☆13Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 8 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- ☆20Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆62Updated 4 years ago
- ☆17Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆71Updated 2 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆18Updated last year
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆16Updated 3 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- C++ code for HLS FPGA implementation of transformer☆19Updated last year
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆32Updated 5 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆28Updated last year
- ☆11Updated 6 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆71Updated 3 years ago
- ☆70Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago