Fully Hardware-Based Stochastic Neural Network
☆23Jan 23, 2025Updated last year
Alternatives and similar repositories for Stochastic-Neural-Network
Users that are interested in Stochastic-Neural-Network are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Stochastic Computing for Deep Neural Networks☆34Nov 25, 2020Updated 5 years ago
- Studies on basic hardware and software edge detection algorithms for future Stochastic Computing applications☆10Jul 11, 2021Updated 5 years ago
- ☆11Oct 10, 2019Updated 7 years ago
- Synthesis tool for stochastic computing☆22Sep 4, 2019Updated 7 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆47Jul 31, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆12Sep 30, 2020Updated 6 years ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆15Jun 28, 2021Updated 5 years ago
- RTL-level Convolutional Network Accelerator Implementation on Xilinx Spartan 6. Evaluation for scalability.☆13Jan 9, 2020Updated 6 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆38Sep 25, 2019Updated 7 years ago
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 6 years ago
- ☆16Jan 18, 2025Updated last year
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆29Oct 6, 2026Updated last month
- ☆12Jun 8, 2023Updated 3 years ago
- Hyperdimensional computing in memory. Artifact from 'A Case Study of Processing-in-Memory in off-the-Shelf Systems' (USENIX ATC '21)☆10Dec 2, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆85Nov 7, 2021Updated 4 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆117Apr 3, 2020Updated 6 years ago
- This project uses AWS machine learning and IoT tools to develop a deep learning defect classification model and use it for real-time defe…☆14Jun 11, 2019Updated 7 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆19Jun 15, 2020Updated 6 years ago
- SOC system using verilog on FPGA devices.☆10Jan 11, 2016Updated 10 years ago
- HNoCS: Modular Open-Source Simulator for Heterogeneous NoCs.☆13Dec 12, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- ☆13May 10, 2018Updated 8 years ago
- Nerual Network of Stochastic Computing for MNIST Recognition☆232Jul 1, 2022Updated 4 years ago
- ☆11Nov 28, 2022Updated 3 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆22May 27, 2024Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- An event based dataset loader under one common python API.☆10Mar 22, 2022Updated 4 years ago
- AXI4-Lite UART IP core☆14May 29, 2023Updated 3 years ago
- ☆12Nov 7, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Fully connected dense neural network in SystemVerilog, synthesisable to an FPGA for neural network computation acceleration☆17Mar 15, 2023Updated 3 years ago
- This is a collection of works and information on neuromorphic/ neuro-inspired computing.☆18Nov 16, 2019Updated 6 years ago
- 依照The Annotated Transformer 的指导实现Transformer, 并加入进去详细的描述，适合小白☆11Feb 2, 2020Updated 6 years ago
- Convolutional spiking neural network implementing STDP☆22Nov 2, 2022Updated 4 years ago
- Implementation of the paper : Not all attention is needed - Gated Attention Network for Sequence Data (GA-Net) [https://arxiv.org/abs/191…☆13Aug 20, 2020Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆145Mar 30, 2018Updated 8 years ago
- A working AlphaZero implementation that's simple enough to be able to understand what's going on at a quick glance, without sacrificing t…☆14Mar 23, 2023Updated 3 years ago