cceroici / Stochastic-Neural-NetworkLinks
Fully Hardware-Based Stochastic Neural Network
☆22Updated 4 months ago
Alternatives and similar repositories for Stochastic-Neural-Network
Users that are interested in Stochastic-Neural-Network are comparing it to the libraries listed below
Sorting:
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆11Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- ☆17Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆56Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆23Updated 7 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- ☆11Updated 5 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 3 months ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- Template for project1 TPU☆18Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆32Updated 2 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- Open-source of MSD framework☆16Updated last year
- EE 272B - VLSI Design Project☆12Updated 3 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆56Updated 4 months ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- ☆10Updated 3 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Updated 4 years ago
- ☆19Updated 4 years ago