cceroici / Stochastic-Neural-NetworkLinks
Fully Hardware-Based Stochastic Neural Network
☆22Updated 5 months ago
Alternatives and similar repositories for Stochastic-Neural-Network
Users that are interested in Stochastic-Neural-Network are comparing it to the libraries listed below
Sorting:
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- ☆17Updated 4 years ago
- SNN on FPGA☆10Updated 3 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- ☆19Updated 4 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆59Updated 2 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆11Updated 2 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 3 months ago
- ☆25Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆57Updated 3 years ago
- Spiking Neural Network RTL Implementation☆57Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆23Updated 7 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆34Updated 7 years ago
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 9 months ago
- A repository FPGA-friendly SNN models☆34Updated 4 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- ☆18Updated 2 years ago
- ☆14Updated 3 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Updated last year
- ☆30Updated 7 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- ☆11Updated 5 years ago
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- C++ code for HLS FPGA implementation of transformer☆17Updated 9 months ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago