cceroici / Stochastic-Neural-Network
Fully Hardware-Based Stochastic Neural Network
☆21Updated 3 months ago
Alternatives and similar repositories for Stochastic-Neural-Network:
Users that are interested in Stochastic-Neural-Network are comparing it to the libraries listed below
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆11Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆56Updated 2 years ago
- ☆18Updated 4 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- ☆17Updated 4 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 7 years ago
- Spiking Neural Network Accelerator☆15Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated last month
- ☆24Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Updated last year
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆12Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆55Updated 3 years ago
- Stochastic Computing for Deep Neural Networks☆31Updated 4 years ago
- Spiking Neural Network RTL Implementation☆55Updated 3 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆33Updated 7 years ago
- EE 272B - VLSI Design Project☆11Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆30Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 7 months ago
- ☆18Updated 2 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆28Updated last year
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- Template for project1 TPU☆18Updated 3 years ago
- A repository FPGA-friendly SNN models☆33Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago