cceroici / Stochastic-Neural-NetworkLinks
Fully Hardware-Based Stochastic Neural Network
☆22Updated 5 months ago
Alternatives and similar repositories for Stochastic-Neural-Network
Users that are interested in Stochastic-Neural-Network are comparing it to the libraries listed below
Sorting:
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆12Updated 2 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆57Updated 3 years ago
- ☆19Updated 4 years ago
- ☆17Updated 4 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆68Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆42Updated 9 months ago
- ☆25Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- EE 272B - VLSI Design Project☆12Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆60Updated 2 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆23Updated 7 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆38Updated last year
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- ☆15Updated 3 years ago
- ☆58Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆32Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 4 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- ☆11Updated 5 years ago