alan4186 / Hardware-CNNLinks
A convolutional neural network implemented in hardware (verilog)
☆157Updated 7 years ago
Alternatives and similar repositories for Hardware-CNN
Users that are interested in Hardware-CNN are comparing it to the libraries listed below
Sorting:
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- Implementation of CNN using Verilog☆217Updated 7 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆234Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆153Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- PYNQ, Neural network Language model, Overlay☆107Updated 6 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆272Updated 5 years ago
- IC implementation of Systolic Array for TPU☆246Updated 7 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆143Updated 7 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆200Updated last year
- IC implementation of TPU☆125Updated 5 years ago
- Vitis HLS Library for FINN☆198Updated this week