alan4186 / Hardware-CNNLinks
A convolutional neural network implemented in hardware (verilog)
☆159Updated 7 years ago
Alternatives and similar repositories for Hardware-CNN
Users that are interested in Hardware-CNN are comparing it to the libraries listed below
Sorting:
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆182Updated 8 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- Implementation of CNN using Verilog☆222Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆185Updated last year
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆237Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆276Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- PYNQ, Neural network Language model, Overlay☆108Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆308Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- FPGA Accelerator for CNN using Vivado HLS☆318Updated 3 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆156Updated 6 years ago
- IC implementation of TPU☆128Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- ☆248Updated 4 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆261Updated 2 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 7 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆426Updated 5 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago