alan4186 / Hardware-CNNLinks
A convolutional neural network implemented in hardware (verilog)
☆161Updated 8 years ago
Alternatives and similar repositories for Hardware-CNN
Users that are interested in Hardware-CNN are comparing it to the libraries listed below
Sorting:
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆185Updated 8 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆142Updated 7 years ago
- Implementation of CNN using Verilog☆223Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆241Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆187Updated last year
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆98Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆163Updated last year
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆280Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- PYNQ, Neural network Language model, Overlay☆110Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆323Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆227Updated 2 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆159Updated 6 years ago
- RISC-V Integration for PYNQ☆176Updated 6 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆312Updated 4 years ago
- IC implementation of TPU☆132Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆430Updated 5 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- ☆287Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆157Updated 4 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆265Updated 2 years ago