alan4186 / Hardware-CNNLinks
A convolutional neural network implemented in hardware (verilog)
☆160Updated 7 years ago
Alternatives and similar repositories for Hardware-CNN
Users that are interested in Hardware-CNN are comparing it to the libraries listed below
Sorting:
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆183Updated 8 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆143Updated 7 years ago
- Implementation of CNN using Verilog☆224Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆238Updated 6 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆278Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆158Updated last year
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆73Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- FPGA Accelerator for CNN using Vivado HLS☆319Updated 3 years ago
- PYNQ, Neural network Language model, Overlay☆109Updated 6 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆308Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- IC implementation of TPU☆128Updated 5 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆457Updated 7 years ago
- Vitis HLS Library for FINN☆205Updated 3 weeks ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago