alan4186 / Hardware-CNNLinks
A convolutional neural network implemented in hardware (verilog)
☆159Updated 7 years ago
Alternatives and similar repositories for Hardware-CNN
Users that are interested in Hardware-CNN are comparing it to the libraries listed below
Sorting:
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆182Updated 8 years ago
- Implementation of CNN using Verilog☆218Updated 7 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆142Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆183Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆236Updated 6 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆273Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆155Updated last year
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- PYNQ, Neural network Language model, Overlay☆109Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆105Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆216Updated 2 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆308Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆188Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆156Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆261Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆423Updated 5 years ago
- RISC-V Integration for PYNQ☆175Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆450Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆163Updated 5 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago
- ☆272Updated last year