mtmd / FPGA_Based_CNNLinks
FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.
☆183Updated 8 years ago
Alternatives and similar repositories for FPGA_Based_CNN
Users that are interested in FPGA_Based_CNN are comparing it to the libraries listed below
Sorting:
- FPGA implementation of Cellular Neural Network (CNN)☆143Updated 7 years ago
- A convolutional neural network implemented in hardware (verilog)☆160Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- FPGA Accelerator for CNN using Vivado HLS☆319Updated 3 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆457Updated 7 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆238Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- FPGA accelerated TinyYOLO v2 object detection neural network☆73Updated 7 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆308Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆278Updated 5 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- Implementation of CNN using Verilog☆224Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- PYNQ, Neural network Language model, Overlay☆109Updated 6 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 7 years ago
- ☆248Updated 4 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago