mtmd / FPGA_Based_CNNLinks
FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.
☆185Updated 8 years ago
Alternatives and similar repositories for FPGA_Based_CNN
Users that are interested in FPGA_Based_CNN are comparing it to the libraries listed below
Sorting:
- FPGA implementation of Cellular Neural Network (CNN)☆142Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- A convolutional neural network implemented in hardware (verilog)☆163Updated 8 years ago
- FPGA Accelerator for CNN using Vivado HLS☆324Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆102Updated last year
- CNN acceleration on virtex-7 FPGA with verilog HDL☆463Updated 7 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆242Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆86Updated 6 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- 中文:☆104Updated 5 years ago
- Implementation of CNN using Verilog☆226Updated 8 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆279Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- ☆250Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆161Updated 6 years ago
- PYNQ, Neural network Language model, Overlay☆111Updated 6 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆239Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- PYNQ学习资料☆171Updated 5 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆332Updated 6 years ago
- ☆48Updated 7 years ago