mtmd / FPGA_Based_CNNLinks
FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.
☆186Updated 8 years ago
Alternatives and similar repositories for FPGA_Based_CNN
Users that are interested in FPGA_Based_CNN are comparing it to the libraries listed below
Sorting:
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆113Updated 8 years ago
- A convolutional neural network implemented in hardware (verilog)☆165Updated 8 years ago
- FPGA Accelerator for CNN using Vivado HLS☆326Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆103Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆189Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆247Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆467Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆88Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆109Updated 7 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆281Updated 6 years ago
- Implementation of CNN using Verilog☆230Updated 8 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆162Updated 6 years ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- 中文:☆106Updated 6 years ago
- PYNQ, Neural network Language model, Overlay☆112Updated 6 years ago
- ☆250Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 8 years ago
- ☆48Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆195Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago