Alternatives and similar repositories for FPGA

Users that are interested in FPGA are comparing it to the libraries listed below

• openFPGA666 / FpgaGuide
  分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。
  ☆700Updated 2 years ago
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆762Updated last year
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,890Updated 4 months ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆731Updated 2 years ago
• dumpo / digital_IC_design_notes
  数字IC设计 学习笔记
  ☆159Updated 3 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,882Updated 9 months ago
• omarelhedaby / CNN-FPGA
  Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database
  ☆562Updated 4 years ago
• Verdvana / Oscilloscope
  基于FPGA的双通道2M/12bit示波器。通过800*480VGA显示器显示。
  ☆27Updated 6 years ago
• QShen3 / CNN-FPGA
  使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用
  ☆576Updated 7 years ago
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆757Updated last year
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,672Updated 4 months ago
• LeiWang1999 / FPGA
  帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目
  ☆5,155Updated 3 years ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆391Updated 2 years ago
• suisuisi / FPGAandCNN
  基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现
  ☆361Updated 2 years ago
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆367Updated 2 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,482Updated last year
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆489Updated 5 years ago
• CutestPanda / Opensoc
  包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等
  ☆120Updated 2 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,437Updated last week
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,800Updated 9 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆859Updated last year
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆852Updated 4 years ago
• xupsh / Digital-Design-Lab
  ☆227Updated 4 years ago
• Daniel-GGB / My-Digital-IC-Library
  我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;
  ☆105Updated 4 years ago
• Test134n / 32-Verilog-Mini-Projects
  Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …
  ☆22Updated 4 months ago
• dumpo / my_verilog_projects
  数字IC秋招项目、手撕代码
  ☆39Updated last year
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆233Updated last year
• flytt-away / FPGA-Video-Capture
  2023集创赛紫光同创杯一等奖项目
  ☆139Updated last year
• Starrynightzyq / Nexys4DDR-ARM-M3-Plate-Recognition
  车牌识别,FPGA,2019全国大学生集成电路创新创业大赛
  ☆146Updated 6 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆844Updated 9 months ago