数字IC相关资料
☆1,403Jul 1, 2025Updated 8 months ago
Alternatives and similar repositories for FPGA
Users that are interested in FPGA are comparing it to the libraries listed below
Sorting:
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,305May 15, 2022Updated 3 years ago
- 数字IC设计 学习笔 记☆162Jan 26, 2022Updated 4 years ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆748Apr 21, 2023Updated 2 years ago
- Must-have verilog systemverilog modules☆1,937Mar 12, 2026Updated last week
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆111Dec 15, 2021Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,774Aug 6, 2025Updated 7 months ago
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆793Sep 14, 2023Updated 2 years ago
- HDLBits website practices & solutions☆783Dec 27, 2023Updated 2 years ago
- 数字IC秋招项目、手撕代码☆42Apr 22, 2024Updated last year
- Verilog Ethernet components for FPGA implementation☆2,879Feb 27, 2025Updated last year
- Verilog PCI express components☆1,551Apr 26, 2024Updated last year
- AMBA bus lecture material☆516Jan 21, 2020Updated 6 years ago
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆585Jun 18, 2018Updated 7 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- A very simple and easy to understand RISC-V core.☆1,428Nov 9, 2023Updated 2 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。☆297Aug 16, 2018Updated 7 years ago
- FPGA☆129Apr 1, 2020Updated 5 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆367May 2, 2023Updated 2 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,827Mar 24, 2021Updated 4 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆579Feb 19, 2021Updated 5 years ago
- FPGA实现简单的图像处理算法☆74Mar 26, 2023Updated 2 years ago
- Verilog library for ASIC and FPGA designers☆1,397May 8, 2024Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆34Aug 13, 2024Updated last year
- ☆74Jan 19, 2016Updated 10 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆275Apr 1, 2024Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆202Oct 14, 2024Updated last year
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- UVM实战随书源码☆59Jan 22, 2019Updated 7 years ago
- 中文版 Parallel Programming for FPGAs☆762Aug 21, 2024Updated last year
- AXI协议规范中文翻译版☆171Jul 5, 2022Updated 3 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,501Jan 7, 2026Updated 2 months ago
- Vivado诸多IP，包括图像处理等☆235Jul 28, 2024Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,031Mar 2, 2022Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆248Apr 10, 2023Updated 2 years ago
- A collection of great digital IC project/tutorial/website etc..☆147May 10, 2022Updated 3 years ago
- Open-source high-performance RISC-V processor☆6,904Updated this week
- 基于verilog实现了ISP图像处理IP☆324Nov 28, 2022Updated 3 years ago
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆309Sep 18, 2024Updated last year