数字IC相关资料
☆1,382Jul 1, 2025Updated 7 months ago
Alternatives and similar repositories for FPGA
Users that are interested in FPGA are comparing it to the libraries listed below
Sorting:
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,263May 15, 2022Updated 3 years ago
- 数字IC设计 学习笔记☆160Jan 26, 2022Updated 4 years ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆733Apr 21, 2023Updated 2 years ago
- Must-have verilog systemverilog modules☆1,929Feb 19, 2026Updated last week
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆111Dec 15, 2021Updated 4 years ago
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- The Ultra-Low Power RISC-V Core☆1,738Aug 6, 2025Updated 6 months ago
- HDLBits website practices & solutions☆777Dec 27, 2023Updated 2 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆778Sep 14, 2023Updated 2 years ago
- Verilog PCI express components☆1,539Apr 26, 2024Updated last year
- Verilog Ethernet components for FPGA implementation☆2,858Feb 27, 2025Updated last year
- AMBA bus lecture material☆509Jan 21, 2020Updated 6 years ago
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆581Jun 18, 2018Updated 7 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆578Feb 19, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆33Aug 13, 2024Updated last year
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆364May 2, 2023Updated 2 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。☆292Aug 16, 2018Updated 7 years ago
- FPGA☆129Apr 1, 2020Updated 5 years ago
- FPGA实现简单的图像处理算法☆70Mar 26, 2023Updated 2 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆199Oct 14, 2024Updated last year
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,814Mar 24, 2021Updated 4 years ago
- A very simple and easy to understand RISC-V core.☆1,396Nov 9, 2023Updated 2 years ago
- 中文版 Parallel Programming for FPGAs☆760Aug 21, 2024Updated last year
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- 数字IC秋招项目、手撕代码☆40Apr 22, 2024Updated last year
- ☆74Jan 19, 2016Updated 10 years ago
- AXI协议规范中文翻译版☆170Jul 5, 2022Updated 3 years ago
- Vivado诸多IP，包括图像处理等☆234Jul 28, 2024Updated last year
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆269Apr 1, 2024Updated last year
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆603Sep 15, 2023Updated 2 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,025Mar 2, 2022Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆244Apr 10, 2023Updated 2 years ago
- 基于verilog实现了ISP图像处理IP☆316Nov 28, 2022Updated 3 years ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,493Jan 7, 2026Updated last month
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆429Sep 14, 2023Updated 2 years ago
- A collection of great digital IC project/tutorial/website etc..☆145May 10, 2022Updated 3 years ago