数字IC相关资料
☆1,441Jul 1, 2025Updated 9 months ago
Alternatives and similar repositories for FPGA
Users that are interested in FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,394May 15, 2022Updated 3 years ago
- 数字IC设计 学习笔记☆168Jan 26, 2022Updated 4 years ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆781Apr 21, 2023Updated 3 years ago
- Must-have verilog systemverilog modules☆1,949Mar 12, 2026Updated last month
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆114Dec 15, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The Ultra-Low Power RISC-V Core☆1,819Aug 6, 2025Updated 8 months ago
- Verilog AXI components for FPGA implementation☆2,030Feb 27, 2025Updated last year
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆808Sep 14, 2023Updated 2 years ago
- HDLBits website practices & solutions☆791Dec 27, 2023Updated 2 years ago
- 数字IC秋招项目、手撕代码☆43Apr 22, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆2,942Feb 27, 2025Updated last year
- Verilog PCI express components☆1,579Apr 26, 2024Updated 2 years ago
- AMBA bus lecture material☆526Jan 21, 2020Updated 6 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,561Apr 22, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆591Jun 18, 2018Updated 7 years ago
- A very simple and easy to understand RISC-V core.☆1,462Nov 9, 2023Updated 2 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。☆306Aug 16, 2018Updated 7 years ago
- FPGA☆129Apr 1, 2020Updated 6 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆372May 2, 2023Updated 2 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,838Mar 24, 2021Updated 5 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆593Feb 19, 2021Updated 5 years ago
- Verilog library for ASIC and FPGA designers☆1,410May 8, 2024Updated last year
- FPGA实现简单的图像处理算法☆79Mar 26, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆278Apr 1, 2024Updated 2 years ago
- ☆79Jan 19, 2016Updated 10 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆209Oct 14, 2024Updated last year
- UVM实战随书源码☆62Jan 22, 2019Updated 7 years ago
- AMBA AXI VIP☆457Jun 28, 2024Updated last year
- 中文版 Parallel Programming for FPGAs☆766Aug 21, 2024Updated last year
- AXI协议规范中文翻译版☆175Jul 5, 2022Updated 3 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆36Aug 13, 2024Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,541Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Vivado诸多IP，包括图像处理等☆234Jul 28, 2024Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,061Mar 2, 2022Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆254Apr 10, 2023Updated 3 years ago
- A collection of great digital IC project/tutorial/website etc..☆152May 10, 2022Updated 3 years ago
- Open-source high-performance RISC-V processor☆6,991Updated this week
- 基于verilog实现了ISP图像处理IP☆328Nov 28, 2022Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,236Sep 18, 2021Updated 4 years ago