☆74Jan 19, 2016Updated 10 years ago
Alternatives and similar repositories for cortexm0ds
Users that are interested in cortexm0ds are comparing it to the libraries listed below
Sorting:
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Digital system design: Training lessons and exercise projects for students☆11May 12, 2023Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Jan 31, 2020Updated 6 years ago
- AMBA bus lecture material☆509Jan 21, 2020Updated 6 years ago
- ☆75Jul 30, 2021Updated 4 years ago
- Cortex-M0 DesignStart Wrapper☆22Aug 11, 2019Updated 6 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 8 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- Cortex M0 based SoC☆76Sep 9, 2021Updated 4 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- CMSIS SVD editor☆14Mar 14, 2020Updated 5 years ago
- From datasheet (pdf) to SVD... to then be fed into svd2rust☆10May 26, 2022Updated 3 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆26Mar 26, 2020Updated 5 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆33Aug 7, 2021Updated 4 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 4 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Projects for the Scarab Minispartan6+ FPGA board☆14Jun 20, 2015Updated 10 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- High Throughput Image Filters on FPGAs☆14Oct 17, 2017Updated 8 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆192Jul 23, 2018Updated 7 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Mar 21, 2020Updated 5 years ago
- AHB3-Lite Interconnect☆109May 10, 2024Updated last year
- ☆14Apr 24, 2023Updated 2 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- A small Neural Network Processor for Edge devices.☆16Nov 22, 2022Updated 3 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago