☆84Jan 19, 2016Updated 10 years ago
Alternatives and similar repositories for cortexm0ds
Users that are interested in cortexm0ds are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy.…☆10Jul 22, 2020Updated 6 years ago
- Cortex-M0 DesignStart Wrapper☆24Aug 11, 2019Updated 7 years ago
- Digital system design: Training lessons and exercise projects for students☆11May 12, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆23Jan 31, 2020Updated 6 years ago
- ☆24Apr 28, 2021Updated 5 years ago
- ☆78Jul 30, 2021Updated 5 years ago
- End-to-End NPU: RTL systolic array → AXI4 SoC → TVM compiler → FPGA inference☆67Jul 29, 2026Updated 3 months ago
- ☆16Sep 24, 2023Updated 3 years ago
- Cortex M0 based SoC☆79Sep 9, 2021Updated 5 years ago
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆133Dec 15, 2021Updated 4 years ago
- ☆256Jun 25, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FPGA Labs for EECS 151/251A (Fall 2021)☆13Oct 20, 2021Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Open-source Neural Processing Unit (NPU) from China ❤☆55Jan 29, 2025Updated last year
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆16Nov 4, 2022Updated 3 years ago
- ☆22Oct 29, 2025Updated last year
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 5 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- Open IP in Hardware Description Language.☆32Sep 4, 2023Updated 3 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆34Feb 6, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- ☆11Nov 11, 2025Updated 11 months ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆203Jul 23, 2018Updated 8 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 11 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆217Aug 23, 2023Updated 3 years ago
- AHB3-Lite Interconnect☆110May 10, 2024Updated 2 years ago
- A tool to convert binary files to COE files 💫☆18Jun 24, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆248Jul 16, 2023Updated 3 years ago
- Connecting SystemC with SystemVerilog☆43Mar 25, 2012Updated 14 years ago
- ☆78Jul 28, 2020Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆14Nov 1, 2018Updated 7 years ago
- ☆44Jul 28, 2025Updated last year
- The Ultra-Low Power RISC-V Core☆1,964Sep 25, 2026Updated last month