☆74Jan 19, 2016Updated 10 years ago
Alternatives and similar repositories for cortexm0ds
Users that are interested in cortexm0ds are comparing it to the libraries listed below
Sorting:
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Digital system design: Training lessons and exercise projects for students☆11May 12, 2023Updated 2 years ago
- AMBA bus lecture material☆516Jan 21, 2020Updated 6 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Jan 31, 2020Updated 6 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- Cortex-M0 DesignStart Wrapper☆23Aug 11, 2019Updated 6 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- ☆75Jul 30, 2021Updated 4 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- Cortex M0 based SoC☆76Sep 9, 2021Updated 4 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- A multiple interface (intel 8080, 3-wire SPI, DPI RGB ) 5 inch TFT LCD capacitive touch screen which is compatible with teraisc DE-serie…☆21Oct 18, 2020Updated 5 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- A tool to convert binary files to COE files 💫☆17Feb 28, 2026Updated 2 weeks ago
- Projects for the Scarab Minispartan6+ FPGA board☆14Jun 20, 2015Updated 10 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆193Jul 23, 2018Updated 7 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆76Nov 8, 2025Updated 4 months ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- ☆19Oct 29, 2025Updated 4 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆76Oct 7, 2022Updated 3 years ago
- A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog☆11Dec 26, 2020Updated 5 years ago
- ☆224Jun 25, 2025Updated 8 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- ☆11Dec 23, 2025Updated 2 months ago
- CPU Design Based on RISCV ISA☆133Jun 14, 2024Updated last year
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- From datasheet (pdf) to SVD... to then be fed into svd2rust☆10May 26, 2022Updated 3 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- 合肥工业大学《系统硬件综合设计》五级流水线 RISC-V CPU☆32Sep 24, 2023Updated 2 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆26Mar 26, 2020Updated 5 years ago
- 范峻铨的资源☆14Dec 30, 2020Updated 5 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆15Oct 18, 2014Updated 11 years ago
- AHB3-Lite Interconnect☆109May 10, 2024Updated last year
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year