quanzaihh / Neural-Network-Accelerator
A Convolutional Neural Network Accelerator implementation on FPGA, xilinx (xczu7ev-ffvc1156-2-i), The inference of yolov8 took 60ms.
☆239Updated last week
Alternatives and similar repositories for Neural-Network-Accelerator:
Users that are interested in Neural-Network-Accelerator are comparing it to the libraries listed below
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆160Updated 5 months ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆73Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆140Updated last year
- some interesting demos for starters☆73Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆92Updated last year
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆316Updated last year
- 一个开源的FPGA神经网络加速器。☆157Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆70Updated this week
- ☆219Updated last year
- LeNet5 on PYNQ via HLS☆36Updated last year
- 2023集创赛紫光同创杯一等奖项目☆105Updated last year
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆481Updated 4 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆198Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆136Updated 5 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆226Updated 6 years ago
- CPU Design Based on RISCV ISA☆100Updated 9 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- FPGA project☆215Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆77Updated 3 years ago
- FPGA实现简单的图像处理算法☆41Updated 2 years ago
- ☆142Updated last month
- AXI协议规范中文翻译版☆142Updated 2 years ago
- ☆264Updated last year
- FPGA☆152Updated 9 months ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆41Updated 3 weeks ago
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆203Updated 4 months ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆55Updated 2 weeks ago
- PYNQ学习资料☆163Updated 5 years ago
- ☆61Updated 2 years ago