数字IC秋招项目、手撕代码
☆44Apr 22, 2024Updated 2 years ago
Alternatives and similar repositories for my_verilog_projects
Users that are interested in my_verilog_projects are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 数字IC验证案例（SV and UVM）☆31Apr 27, 2021Updated 5 years ago
- 关于数字IC的笔试面试题☆16Nov 17, 2019Updated 6 years ago
- 数字IC设计 学习笔记☆174Jan 26, 2022Updated 4 years ago
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆126Dec 15, 2021Updated 4 years ago
- 数字IC设计笔试相关的一些电路代码☆17Sep 22, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆39Nov 30, 2022Updated 3 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22May 7, 2024Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆50May 10, 2024Updated 2 years ago
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆22Apr 11, 2022Updated 4 years ago
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 5 years ago
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆32Jun 1, 2022Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆72Feb 21, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Training models with ternary quantized weights using PyTorch☆15Jun 12, 2019Updated 7 years ago
- 五级流水线CPU设计☆15Jun 2, 2023Updated 3 years ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆15Jun 28, 2021Updated 5 years ago
- Leaninig OpenCV 学习笔记，源码。☆11Nov 23, 2018Updated 7 years ago
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 6 years ago
- Wishbone to ARM AMBA 4 AXI☆17May 25, 2019Updated 7 years ago
- 北京大学数字集成电路设计课程作业—FPGA设计【Assignment of digital integrated circuit design course of Peking University】☆47Jan 1, 2022Updated 4 years ago
- coffeescript based hardware description language☆14Jan 14, 2022Updated 4 years ago
- ☆52Nov 3, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆15Apr 24, 2023Updated 3 years ago
- This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/☆52Mar 2, 2022Updated 4 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- 2023年2月参加OpenMMlab举办的寒假AI实战营笔记☆13Feb 15, 2023Updated 3 years ago
- ☆13Mar 7, 2024Updated 2 years ago
- 第三届FPGA创新大赛-加速视觉处理小组☆17Nov 25, 2019Updated 6 years ago
- ☆15Jul 5, 2019Updated 7 years ago
- A Circuit Design Frontend based on Python☆26Aug 30, 2026Updated last week
- Computing calibrated prediction intervals for neural network regressors☆10May 28, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- amba3 apb/axi vip☆53Feb 24, 2015Updated 11 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 14 years ago
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 7 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- Ethernet 10GE MAC☆47Jul 17, 2014Updated 12 years ago
- HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。☆15Jun 9, 2023Updated 3 years ago