dumpo / my_verilog_projectsLinks
数字IC秋招项目、手撕代码
☆38Updated last year
Alternatives and similar repositories for my_verilog_projects
Users that are interested in my_verilog_projects are comparing it to the libraries listed below
Sorting:
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆180Updated 7 years ago
- AMBA bus lecture material☆467Updated 5 years ago
- 数字IC设计 学习笔记☆154Updated 3 years ago
- ☆19Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆98Updated 3 years ago
- Awesome ASIC design verification☆323Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆222Updated 2 years ago
- This is the main repository for all the examples for the book Practical UVM☆202Updated 4 years ago
- AXI总线连接器☆104Updated 5 years ago
- VIP for AXI Protocol☆153Updated 3 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆155Updated 5 years ago
- Radix-4 1024 point fft in verilog☆12Updated 5 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆157Updated 4 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆128Updated 7 years ago
- AMBA AXI VIP☆426Updated last year
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- IC Verification & SV Demo☆54Updated 4 years ago
- An uvm verification env for ahb2apb bridge☆56Updated 4 years ago
- uvm AXI BFM(bus functional model)☆261Updated 12 years ago
- Reference examples and short projects using UVM Methodology☆281Updated 3 years ago
- UVM examples and projects☆145Updated 3 months ago
- Mirror of william_william/uvm-mcdf on Gitee☆27Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- This is for uvm_tb_gen☆41Updated 7 months ago
- Implementation of CNN using Verilog☆223Updated 7 years ago
- UVM AHB VIP☆87Updated 3 weeks ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆108Updated 9 months ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆98Updated 2 years ago
- ☆10Updated 4 years ago