数字IC秋招项目、手撕代码
☆40Apr 22, 2024Updated last year
Alternatives and similar repositories for my_verilog_projects
Users that are interested in my_verilog_projects are comparing it to the libraries listed below
Sorting:
- 数字IC设计 学习笔记☆161Jan 26, 2022Updated 4 years ago
- 数字IC验证案例（SV and UVM）☆26Apr 27, 2021Updated 4 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆30Nov 30, 2022Updated 3 years ago
- 数字IC设计笔试相关的一些电路代码☆15Sep 22, 2023Updated 2 years ago
- IC设计中的一些经典书籍☆13Jul 28, 2020Updated 5 years ago
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆111Dec 15, 2021Updated 4 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆22Apr 20, 2022Updated 3 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆23May 7, 2024Updated last year
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆106Jul 2, 2023Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48May 10, 2024Updated last year
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆20Apr 11, 2022Updated 3 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆31Jun 1, 2022Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆71Feb 21, 2020Updated 6 years ago
- Computing calibrated prediction intervals for neural network regressors☆10May 28, 2019Updated 6 years ago
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- 数字IC相关资料☆1,388Jul 1, 2025Updated 8 months ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- Prediction Intervals: Split Normal Mixture from Quality-Driven Deep Ensembles. Published at Uncertainty in AI (UAI) 2020.☆11Aug 31, 2020Updated 5 years ago
- 全民瘋AI系列 [探索可解釋人工智慧]☆16Nov 23, 2025Updated 3 months ago
- This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/☆49Mar 2, 2022Updated 4 years ago
- Ethernet 10GE MAC☆46Jul 17, 2014Updated 11 years ago
- Just finished my 100 days challenge on machine learning and feel like I need to review and actually get hands on cleaning data. This chal…☆12Sep 27, 2019Updated 6 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- ☆14May 28, 2023Updated 2 years ago
- ☆48Nov 3, 2023Updated 2 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12May 29, 2021Updated 4 years ago
- Time series predictive model to forecast the airline monthly passenger☆11Dec 5, 2021Updated 4 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆14Feb 16, 2024Updated 2 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year
- Toolchain of PAICORE.☆15Feb 5, 2026Updated last month
- Radix-4 1024 point fft in verilog☆13Apr 29, 2020Updated 5 years ago
- transformer for time series☆11Jun 13, 2019Updated 6 years ago
- A collection of great digital IC project/tutorial/website etc..☆145May 10, 2022Updated 3 years ago
- amba3 apb/axi vip☆53Feb 24, 2015Updated 11 years ago
- ☆17Apr 20, 2024Updated last year
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆15Jun 28, 2021Updated 4 years ago
- Using transformer models to do multi-step equity time series prediction.☆13Mar 4, 2021Updated 5 years ago
- Integration of SIFT and LES Algorithms☆14May 6, 2024Updated last year