WangXuan95 / USTC-RVSoC
An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V CPU+SoC，包含一个简单且可扩展的外设总线。
☆355Updated last year
Related projects ⓘ
Alternatives and complementary repositories for USTC-RVSoC
- An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。☆262Updated 5 months ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆510Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆129Updated 4 months ago
- An FPGA-based AXI4 DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的 存储。☆142Updated last year
- AXI协议规范中文翻译版☆130Updated 2 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆137Updated last year
- OpenSource HummingBird RISC-V Software Development Kit☆142Updated 11 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆258Updated 6 months ago
- 在vscode上的数字设计开发插件☆326Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆171Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆545Updated 3 months ago
- A template project for beginning new Chisel work☆584Updated 5 months ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆89Updated last month
- AMBA bus lecture material☆375Updated 4 years ago
- An FPGA-based SD-card reader via SPI bus, which can read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器(通过SPI总线)，可以从FAT16或FA…☆78Updated last year
- ☆63Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆172Updated this week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆99Updated 2 years ago
- Verilog I2C interface for FPGA implementation☆543Updated 3 months ago
- AMBA AXI VIP☆361Updated 4 months ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆113Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆199Updated 4 years ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。☆265Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆121Updated 5 months ago
- ☆137Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,095Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆370Updated this week
- Awesome ASIC design verification☆258Updated 2 years ago
- ☆51Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆187Updated last year