WangXuan95 / USTC-RVSoC
An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。
☆398Updated last year
Alternatives and similar repositories for USTC-RVSoC:
Users that are interested in USTC-RVSoC are comparing it to the libraries listed below
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。☆290Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆174Updated last year
- AMBA bus lecture material☆428Updated 5 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆188Updated last year
- AXI协议规范中文翻译版☆146Updated 2 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆171Updated last year
- An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。☆291Updated 11 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆441Updated 3 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。☆237Updated 6 years ago
- 在vscode上的数字设计开发插件☆368Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆133Updated 10 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆212Updated 4 years ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆566Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆326Updated 11 months ago
- OpenSource HummingBird RISC-V Software Development Kit☆154Updated last year
- AMBA AXI VIP☆394Updated 9 months ago
- Awesome ASIC design verification☆293Updated 3 years ago
- ☆141Updated 4 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆116Updated 2 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆278Updated 7 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆201Updated last year
- Vivado诸多IP，包括图像处理等☆205Updated 8 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆194Updated 3 weeks ago
- ☆64Updated 2 years ago
- ☆144Updated 2 months ago
- 包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等☆85Updated this week
- ☆147Updated 2 weeks ago
- OpenXuantie - OpenE902 Core☆143Updated 9 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,256Updated 2 weeks ago