WangXuan95 / USTC-RVSoCLinks
An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。
☆410Updated last year
Alternatives and similar repositories for USTC-RVSoC
Users that are interested in USTC-RVSoC are comparing it to the libraries listed below
Sorting:
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆237Updated last year
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆576Updated last year
- AXI协议规范中文翻译版☆159Updated 3 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆200Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆187Updated last year
- 在vscode上的数字设计开发插件☆384Updated 2 years ago
- ☆62Updated 2 years ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。☆308Updated last year
- ☆148Updated 3 weeks ago
- AMBA bus lecture material☆454Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆358Updated 2 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆160Updated last year
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆104Updated 10 months ago
- An FPGA-based SD-card reader via SPI bus, which can read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器(通过SPI总线)，可以从FAT16或FA…☆88Updated last year
- An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。☆315Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆498Updated 3 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆122Updated 2 years ago
- ☆143Updated 4 years ago
- ☆182Updated last month
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆295Updated 7 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆211Updated 2 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。☆254Updated 6 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆359Updated last year
- OpenXuantie - OpenE902 Core☆153Updated last year
- CPU Design Based on RISCV ISA☆118Updated last year
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆118Updated 12 years ago
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆270Updated 10 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year