WangXuan95 / USTC-RVSoCLinks
An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC,包含一个RV32I CPU、一个简单可扩展的总线、一些外设。
☆427Updated 2 years ago
Alternatives and similar repositories for USTC-RVSoC
Users that are interested in USTC-RVSoC are comparing it to the libraries listed below
Sorting:
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆294Updated 2 years ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程,介绍了BSV的调度、FIFO数据流、多态等高级特性,展示了BSV相比于传统Verilog开发的优势。☆599Updated 2 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆223Updated 2 years ago
- AXI协议规范中文翻译版☆171Updated 3 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆202Updated 2 years ago
- 在vscode上的数字设计开发插件☆394Updated 3 years ago
- AMBA bus lecture material☆503Updated 6 years ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆371Updated 2 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆289Updated 7 years ago
- ☆153Updated 2 months ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆119Updated last year
- ☆66Updated 2 years ago
- ☆86Updated last week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆330Updated 2 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆773Updated 2 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆162Updated 7 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆414Updated 4 months ago
- Vivado诸多IP,包括图像处理等☆234Updated last year
- OpenSource HummingBird RISC-V Software Development Kit☆170Updated 2 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆237Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- Awesome ASIC design verification☆341Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆213Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆558Updated 4 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆127Updated this week
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆341Updated 8 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆134Updated 2 years ago
- 数字IC秋招项目、手撕代码☆40Updated last year
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 4 years ago