WangXuan95 / USTC-RVSoC
An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。
☆401Updated last year
Alternatives and similar repositories for USTC-RVSoC
Users that are interested in USTC-RVSoC are comparing it to the libraries listed below
Sorting:
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆568Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆202Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆177Updated last year
- AMBA bus lecture material☆434Updated 5 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆182Updated last year
- AXI协议规范中文翻译版☆149Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆454Updated 3 years ago
- ☆144Updated 2 weeks ago
- SpinalHDL-tutorial based on Jupyter Notebook☆135Updated 11 months ago
- AMBA AXI VIP☆399Updated 10 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆203Updated last year
- ☆155Updated 2 weeks ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆118Updated 2 years ago
- An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。☆297Updated 11 months ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。☆294Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆335Updated last year
- Vivado诸多IP，包括图像处理等☆208Updated 9 months ago
- 在vscode上的数字设计开发插件☆373Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,272Updated last week
- automatic-verilog based on vimscript☆262Updated last year
- a training-target implementation of rv32im, designed to be simple and easy to understand☆58Updated 3 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。☆239Updated 6 years ago
- CPU Design Based on RISCV ISA☆107Updated 11 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆106Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆212Updated 4 years ago
- ☆141Updated 4 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆268Updated 4 years ago
- OpenXuantie - OpenE902 Core☆145Updated 10 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆195Updated last month
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆200Updated last year