WangXuan95 / USTC-RVSoCLinks
An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC,包含一个RV32I CPU、一个简单可扩展的总线、一些外设。
☆406Updated last year
Alternatives and similar repositories for USTC-RVSoC
Users that are interested in USTC-RVSoC are comparing it to the libraries listed below
Sorting:
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程,介绍了BSV的调度、FIFO数据流、多态等高级特性,展示了BSV相比于传统Verilog开发的优势。☆573Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆181Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆213Updated last year
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆190Updated last year
- AXI协议规范中文翻译版☆152Updated 2 years ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆303Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆121Updated 2 years ago
- AMBA bus lecture material☆441Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆158Updated last year
- An FPGA-based SD-card reader via SPI bus, which can read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器(通过SPI总线),可以从FAT16或FA…☆85Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆207Updated last year
- An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。☆306Updated last year
- ☆141Updated 4 years ago
- Vivado诸多IP,包括图像处理等☆209Updated 10 months ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆247Updated 6 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆353Updated last year
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆290Updated 7 years ago
- Various HDL (Verilog) IP Cores☆813Updated 3 years ago
- ☆163Updated last month
- ☆146Updated this week
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆123Updated last year
- 在vscode上的数字设计开发插件☆380Updated 2 years ago
- Common SystemVerilog components☆629Updated this week
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆353Updated last year
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆105Updated last year
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆102Updated 9 months ago
- An AXI4 crossbar implementation in SystemVerilog☆157Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆479Updated 3 years ago