WangXuan95 / USTC-RVSoCLinks
An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC,包含一个RV32I CPU、一个简单可扩展的总线、一些外设。
☆406Updated last year
Alternatives and similar repositories for USTC-RVSoC
Users that are interested in USTC-RVSoC are comparing it to the libraries listed below
Sorting:
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程,介绍了BSV的调度、FIFO数据流、多态等高级特性,展示了BSV相比于传统Verilog开发的优势。☆573Updated last year
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆186Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆210Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆179Updated last year
- AMBA bus lecture material☆440Updated 5 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆157Updated last year
- An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。☆303Updated last year
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基 于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆301Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆205Updated last year
- AXI协议规范中文翻译版☆151Updated 2 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆349Updated last year
- Vivado诸多IP,包括图像处理等☆209Updated 10 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆59Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆200Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆243Updated 6 years ago
- 在vscode上的数字设计开发插件☆376Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆467Updated 3 years ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆352Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆201Updated this week
- ☆141Updated 4 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆136Updated 11 months ago
- Common SystemVerilog components☆623Updated this week
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆101Updated 8 months ago
- Various HDL (Verilog) IP Cores☆802Updated 3 years ago
- Verilog I2C interface for FPGA implementation☆616Updated 3 months ago
- A template project for beginning new Chisel work☆641Updated 2 weeks ago
- An FPGA-based SD-card reader via SPI bus, which can read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器(通过SPI总线),可以从FAT16或FA…☆83Updated last year
- AMBA AXI VIP☆402Updated 11 months ago