WangXuan95 / USTC-RVSoC
An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V CPU+SoC，包含一个简单且可扩展的外设总线。
☆357Updated last year
Related projects ⓘ
Alternatives and complementary repositories for USTC-RVSoC
- An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。☆263Updated 6 months ago
- AMBA bus lecture material☆379Updated 4 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆264Updated 6 months ago
- An FPGA-based AXI4 DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆147Updated last year
- OpenSource HummingBird RISC-V Software Development Kit☆143Updated 11 months ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆514Updated last year
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆141Updated last year
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆89Updated 2 months ago
- AXI协议规范中文翻译版☆132Updated 2 years ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。☆267Updated last year
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆464Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆171Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆99Updated 2 years ago
- AMBA AXI VIP☆363Updated 4 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆129Updated 5 months ago
- ☆63Updated 2 years ago
- An FPGA-based SD-card reader via SPI bus, which can read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器(通过SPI总线)，可以从FAT16或FA…☆80Updated last year
- 在vscode上的数字设计开发插件☆326Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆107Updated 2 years ago
- ☆137Updated 2 weeks ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆55Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆199Updated 4 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆102Updated 11 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆189Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆368Updated 3 years ago
- ☆141Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,113Updated this week
- An AXI4 crossbar implementation in SystemVerilog☆123Updated last week
- OpenXuantie - OpenE902 Core☆137Updated 4 months ago
- OpenXuantie - OpenE906 Core☆137Updated 4 months ago