dumpo / digital_IC_design_notesLinks
数字IC设计 学习笔记
☆159Updated 4 years ago
Alternatives and similar repositories for digital_IC_design_notes
Users that are interested in digital_IC_design_notes are comparing it to the libraries listed below
Sorting:
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆108Updated 4 years ago
- 数字IC秋招项目、手撕代码☆40Updated last year
- ☆153Updated 2 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆213Updated 2 years ago
- AXI协议规范中文翻译版☆171Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层 卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆221Updated 3 months ago
- AMBA bus lecture material☆503Updated 6 years ago
- this repository is vim cfg for verilog.☆54Updated last year
- CPU Design Based on RISCV ISA☆129Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆127Updated this week
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆147Updated 6 years ago
- Radix-4 1024 point fft in verilog☆13Updated 5 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆191Updated 7 years ago
- ☆88Updated last week
- ☆19Updated 5 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆65Updated last year
- FPGA实现简单的图像处理算法☆70Updated 2 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆364Updated 2 years ago
- AXI总线连接器☆105Updated 5 years ago
- 2023集创赛紫光同创杯一等奖项目☆147Updated 2 years ago
- 数字IC设计笔试相关的一些电路代码☆15Updated 2 years ago
- IC Verification & SV Demo☆57Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆289Updated 7 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆29Updated 3 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 3 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆136Updated 4 years ago
- This is for uvm_tb_gen☆51Updated 11 months ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆163Updated 5 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago