数字IC设计 学习笔记
☆177Jan 26, 2022Updated 4 years ago
Alternatives and similar repositories for digital_IC_design_notes
Users that are interested in digital_IC_design_notes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆129Dec 15, 2021Updated 4 years ago
- 关于数字IC的笔试面试题☆16Nov 17, 2019Updated 6 years ago
- 数字IC秋招项目、手撕代码☆44Apr 22, 2024Updated 2 years ago
- IC设计中的一些经典书籍☆13Jul 28, 2020Updated 6 years ago
- 数字IC设计笔试相关的一些电路代码☆18Sep 22, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 数字IC相关资料☆1,618Jul 1, 2025Updated last year
- A collection of possible interview questions for ASIC PD position☆31Nov 12, 2020Updated 5 years ago
- A collection of great digital IC project/tutorial/website etc..☆168May 10, 2022Updated 4 years ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 5 years ago
- A lock in amplifier running on the RedPitaya's FPGA☆18Jan 29, 2019Updated 7 years ago
- AXI Interconnect☆58Aug 20, 2021Updated 5 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆32Nov 21, 2020Updated 5 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,754May 15, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Interactive explanation of the NV center in diamond using energy level diagrams. Includes visual, intuitive breakdown of optical and spin…☆52Aug 15, 2025Updated last year
- ARM中通过APB总线连接的UART模块☆72Feb 21, 2020Updated 6 years ago
- HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。☆15Jun 9, 2023Updated 3 years ago
- COMS 超大规模集成电路设计书籍☆38May 12, 2022Updated 4 years ago
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Jan 14, 2018Updated 8 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 12 years ago
- Must-have verilog systemverilog modules☆2,018Mar 12, 2026Updated 6 months ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 数字IC验证案例（SV and UVM）☆33Apr 27, 2021Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 5 years ago
- Automatically exported from code.google.com/p/bicubic-interpolation-image-processing☆10Jan 27, 2016Updated 10 years ago
- AMBA bus lecture material☆554Jan 21, 2020Updated 6 years ago
- wifi☆12Jun 13, 2017Updated 9 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆21Apr 8, 2024Updated 2 years ago
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated 2 years ago
- ☆26Feb 26, 2024Updated 2 years ago
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆20Feb 14, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 7 years ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆865Apr 21, 2023Updated 3 years ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆47Mar 7, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,704Updated this week
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆22Apr 11, 2022Updated 4 years ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Aug 11, 2021Updated 5 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆14Mar 5, 2017Updated 9 years ago