suisuisi / FPGA
FPGA
☆123Updated 5 years ago
Alternatives and similar repositories for FPGA:
Users that are interested in FPGA are comparing it to the libraries listed below
- image processing based FPGA☆104Updated 3 years ago
- Vivado诸多IP,包括图像处理等☆206Updated 9 months ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆88Updated 7 years ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆34Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆199Updated last year
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆32Updated 2 years ago
- FPGA实现简单的图像处理算法☆44Updated 2 years ago
- ☆132Updated 10 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆196Updated last year
- 视频旋转(2019FPGA大赛)☆33Updated 5 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆83Updated 3 years ago
- 2023集创赛紫光同创杯一等奖项目☆109Updated last year
- ☆144Updated this week
- ARM中通过APB总线连接的UART模块☆64Updated 5 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆37Updated last year
- 数字IC设计 学习笔记☆132Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆177Updated last year
- 数字IC秋招项目、手撕代码☆35Updated last year
- fpga跑sobel识别算法☆33Updated 4 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆175Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆146Updated 4 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆172Updated 6 months ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆137Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆229Updated 6 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆124Updated last year
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆94Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- 基于FPGA的双通道2M/12bit示波器。通过800*480VGA显示器显示。☆19Updated 6 years ago