WangXuan95 / Xilinx-FPGA-PCIe-XDMA-TutorialLinks
Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
☆687Updated 2 years ago
Alternatives and similar repositories for Xilinx-FPGA-PCIe-XDMA-Tutorial
Users that are interested in Xilinx-FPGA-PCIe-XDMA-Tutorial are comparing it to the libraries listed below
Sorting:
- The RIFFA development repository☆848Updated last year
- Vivado诸多IP,包括图像处理等☆228Updated last year
- Verilog PCI express components☆1,423Updated last year
- 在vscode上的数字设计开发插件☆386Updated 2 years ago
- HDLBits website practices & solutions☆747Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆251Updated 2 years ago
- Verilog AXI components for FPGA implementation☆1,813Updated 6 months ago
- Must-have verilog systemverilog modules☆1,839Updated last month
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆261Updated 7 years ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC,包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆417Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆830Updated 6 months ago
- AMBA bus lecture material☆465Updated 5 years ago
- Verilog I2C interface for FPGA implementation☆641Updated 6 months ago
- ☆140Updated 10 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆563Updated 7 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆345Updated 2 years ago
- 数字IC相关资料☆1,263Updated 2 months ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆115Updated 3 weeks ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆644Updated 2 years ago
- FPGA☆127Updated 5 years ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆362Updated 2 years ago
- ☆144Updated 4 years ago
- 基于FPGA的双通道2M/12bit示波器。通过800*480VGA显示器显示。☆24Updated 6 years ago
- 中文版 Parallel Programming for FPGAs☆746Updated last year
- ☆712Updated 2 months ago
- ☆64Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆512Updated 3 years ago
- this repository is vim cfg for verilog.☆50Updated last year