Alternatives and similar repositories for Xilinx-FPGA-PCIe-XDMA-Tutorial

Users that are interested in Xilinx-FPGA-PCIe-XDMA-Tutorial are comparing it to the libraries listed below

• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆391Updated 2 years ago
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆232Updated last year
• cxdzyq1110 / NPU_on_FPGA
  在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。
  ☆280Updated 7 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆854Updated last year
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,472Updated last year
• WangXuan95 / FPGA-UART
  This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…
  ☆276Updated 2 years ago
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆762Updated last year
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆487Updated 5 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,877Updated 9 months ago
• aquaxis / IPCORE
  ☆141Updated 10 years ago
• WalkerLau / DetectHumanFaces
  Real time face detection based on Arm Cortex-M3 DesignStart and FPGA
  ☆209Updated 2 years ago
• CutestPanda / Opensoc
  包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等
  ☆119Updated last month
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆365Updated 2 years ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,885Updated 4 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆843Updated 9 months ago
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆165Updated 3 years ago
• openFPGA666 / FpgaGuide
  分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。
  ☆693Updated 2 years ago
• WangXuan95 / USTC-RVSoC
  An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。
  ☆419Updated 2 years ago
• flytt-away / FPGA-Video-Capture
  2023集创赛紫光同创杯一等奖项目
  ☆137Updated last year
• suisuisi / FPGAandCNN
  基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现
  ☆361Updated 2 years ago
• ljgibbslf / SM3_core
  ☆144Updated 5 years ago
• sin-x / FPGA
  数字IC相关资料
  ☆1,321Updated 5 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆399Updated 2 months ago
• WangXuan95 / WangXuan95
  ☆66Updated 2 years ago
• suisuisi / FPGA
  FPGA
  ☆126Updated 5 years ago
• WangXuan95 / FPGA-FixedPoint
  Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…
  ☆213Updated 2 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆851Updated 4 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆660Updated 9 months ago
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆756Updated last year
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆748Updated 2 weeks ago