Alternatives and similar repositories for Xilinx-FPGA-PCIe-XDMA-Tutorial

Users that are interested in Xilinx-FPGA-PCIe-XDMA-Tutorial are comparing it to the libraries listed below

• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆209Updated 10 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆829Updated 11 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,312Updated last year
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆376Updated 2 years ago
• WangXuan95 / FPGA-UART
  This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…
  ☆210Updated last year
• QShen3 / CNN-FPGA
  使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用
  ☆557Updated 6 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,729Updated 3 months ago
• omarelhedaby / CNN-FPGA
  Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database
  ☆507Updated 4 years ago
• WalkerLau / DetectHumanFaces
  Real time face detection based on Arm Cortex-M3 DesignStart and FPGA
  ☆200Updated last year
• cxdzyq1110 / NPU_on_FPGA
  在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。
  ☆243Updated 6 years ago
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆736Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆808Updated 3 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆440Updated 5 years ago
• openFPGA666 / FpgaGuide
  分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。
  ☆572Updated 2 years ago
• suisuisi / FPGAandCNN
  基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现
  ☆334Updated 2 years ago
• aquaxis / IPCORE
  ☆134Updated 10 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆616Updated 3 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,786Updated last month
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆352Updated last year
• xupsh / pp4fpgas-cn-hls
  HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
  ☆236Updated 4 years ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆684Updated last week
• sin-x / FPGA
  数字IC相关资料
  ☆1,162Updated 4 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆802Updated 3 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆349Updated last year
• ljgibbslf / SM3_core
  ☆141Updated 4 years ago
• suisuisi / FPGA
  FPGA
  ☆125Updated 5 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆467Updated 3 years ago
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆671Updated 3 months ago
• WangXuan95 / FPGA-FixedPoint
  Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…
  ☆186Updated last year
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆736Updated 9 months ago