Alternatives and similar repositories for Xilinx-FPGA-PCIe-XDMA-Tutorial

Users that are interested in Xilinx-FPGA-PCIe-XDMA-Tutorial are comparing it to the libraries listed below

• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆756Updated last year
• KastnerRG / riffa
  The RIFFA development repository
  ☆849Updated last year
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆232Updated last year
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆388Updated 2 years ago
• WangXuan95 / FPGA-UART
  This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…
  ☆264Updated 2 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,445Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆837Updated 8 months ago
• QShen3 / CNN-FPGA
  使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用
  ☆574Updated 7 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,836Updated 8 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,863Updated 2 months ago
• cxdzyq1110 / NPU_on_FPGA
  在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。
  ☆267Updated 7 years ago
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆365Updated 2 years ago
• openFPGA666 / FpgaGuide
  分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。
  ☆666Updated 2 years ago
• sin-x / FPGA
  数字IC相关资料
  ☆1,296Updated 3 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆473Updated 5 years ago
• WalkerLau / DetectHumanFaces
  Real time face detection based on Arm Cortex-M3 DesignStart and FPGA
  ☆208Updated 2 years ago
• aquaxis / IPCORE
  ☆141Updated 10 years ago
• dumpo / digital_IC_design_notes
  数字IC设计 学习笔记
  ☆157Updated 3 years ago
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆753Updated last year
• omarelhedaby / CNN-FPGA
  Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database
  ☆548Updated 4 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆840Updated 4 years ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆732Updated 4 months ago
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆165Updated 3 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆387Updated last month
• suisuisi / FPGAandCNN
  基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现
  ☆357Updated 2 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆654Updated 8 months ago
• CutestPanda / Opensoc
  包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等
  ☆119Updated 2 weeks ago
• flytt-away / FPGA-Video-Capture
  2023集创赛紫光同创杯一等奖项目
  ☆133Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,389Updated 2 weeks ago
• RongyeL / EasyAXI
  ☆74Updated last month