qninth / awesome-digital-icView external linksLinks
A collection of great digital IC project/tutorial/website etc..
☆145May 10, 2022Updated 3 years ago
Alternatives and similar repositories for awesome-digital-ic
Users that are interested in awesome-digital-ic are comparing it to the libraries listed below
Sorting:
- A simple implementation about LEGv8 instruction set using Verilog HDL.☆11May 8, 2022Updated 3 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 5 years ago
- A curated list of awesome open source hardware design tools☆85Jun 20, 2025Updated 7 months ago
- 数字IC设计 学习笔记☆160Jan 26, 2022Updated 4 years ago
- Awesome ASIC design verification☆341Feb 9, 2022Updated 4 years ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 11 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆24Jul 17, 2025Updated 6 months ago
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆109Dec 15, 2021Updated 4 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22May 7, 2024Updated last year
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆21May 27, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- Must-have verilog systemverilog modules☆1,929Aug 2, 2025Updated 6 months ago
- Some design examples of Verilog about digital circuits☆28Nov 21, 2020Updated 5 years ago
- ☆378Apr 13, 2023Updated 2 years ago
- Chameleon: A MatMul-Free TCN Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Data☆25Jun 6, 2025Updated 8 months ago
- ☆48Nov 3, 2023Updated 2 years ago
- Recipe for FPGA cooking☆11Mar 15, 2019Updated 6 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Simple AMBA VIP, Include axi/ahb/apb☆31Jul 4, 2024Updated last year
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆13Sep 25, 2025Updated 4 months ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆17Feb 2, 2026Updated 2 weeks ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Updated this week
- Systolic-array based Deep Learning Accelerator generator☆28Dec 11, 2020Updated 5 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- ☆32Jan 21, 2026Updated 3 weeks ago
- The source code of blog☆14Dec 12, 2021Updated 4 years ago
- awesome reinforcement learning for trading domain☆12Nov 5, 2020Updated 5 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated last month
- 关于数字IC的笔试面试题☆14Nov 17, 2019Updated 6 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Apr 28, 2021Updated 4 years ago
- ☆20Nov 23, 2022Updated 3 years ago
- Hardware Description Languages☆1,112Jul 14, 2025Updated 7 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆101Jan 12, 2021Updated 5 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Jul 7, 2018Updated 7 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆30Aug 22, 2024Updated last year