A collection of great digital IC project/tutorial/website etc..
☆152May 10, 2022Updated 3 years ago
Alternatives and similar repositories for awesome-digital-ic
Users that are interested in awesome-digital-ic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple implementation about LEGv8 instruction set using Verilog HDL.☆12May 8, 2022Updated 3 years ago
- ☆30Jun 8, 2022Updated 3 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆23May 7, 2024Updated last year
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆28Jul 17, 2025Updated 9 months ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 12 years ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 数字IC设计 学习笔记☆165Jan 26, 2022Updated 4 years ago
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆113Dec 15, 2021Updated 4 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 5 years ago
- A curated list of awesome open source hardware design tools☆86Jun 20, 2025Updated 9 months ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆17Jul 7, 2018Updated 7 years ago
- Awesome ASIC design verification☆350Feb 9, 2022Updated 4 years ago
- Some design examples of Verilog about digital circuits☆30Nov 21, 2020Updated 5 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆21May 27, 2024Updated last year
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Must-have verilog systemverilog modules☆1,949Mar 12, 2026Updated last month
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆14Nov 4, 2022Updated 3 years ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆13Updated this week
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- ☆20Nov 23, 2022Updated 3 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆32May 20, 2020Updated 5 years ago
- 一生一芯CPU/目前做到cache/后续主要考虑ASIC DV☆22Jan 13, 2025Updated last year
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆23Jan 24, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 11 years ago
- 关 于数字IC的笔试面试题☆15Nov 17, 2019Updated 6 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- ☆388Apr 13, 2023Updated 3 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Apr 28, 2021Updated 4 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- 北京大学数字集成电路设计课程作业—FPGA设计【Assignment of digital integrated circuit design course of Peking University】☆46Jan 1, 2022Updated 4 years ago
- ☆49Nov 3, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 数字IC秋招项目、手撕代码☆43Apr 22, 2024Updated last year
- wifi☆12Jun 13, 2017Updated 8 years ago
- Verilog library for ASIC and FPGA designers☆1,408May 8, 2024Updated last year
- DDR3 SDRAM controller☆18Jul 17, 2014Updated 11 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- Hardware Description Languages☆1,141Apr 6, 2026Updated last week
- Simple AMBA VIP, Include axi/ahb/apb☆32Jul 4, 2024Updated last year