A collection of great digital IC project/tutorial/website etc..
☆170May 10, 2022Updated 4 years ago
Alternatives and similar repositories for awesome-digital-ic
Users that are interested in awesome-digital-ic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple implementation about LEGv8 instruction set using Verilog HDL.☆12May 8, 2022Updated 4 years ago
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆130Dec 15, 2021Updated 4 years ago
- Some design examples of Verilog about digital circuits☆33Nov 21, 2020Updated 5 years ago
- ☆33Jun 8, 2022Updated 4 years ago
- 数字IC设计 学习笔记☆180Jan 26, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22May 7, 2024Updated 2 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆35Jul 17, 2025Updated last year
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 12 years ago
- 北京大学数字集成电路设计课程作业—FPGA设计【Assignment of digital integrated circuit design course of Peking University】☆49Jan 1, 2022Updated 4 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 6 years ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆20Apr 27, 2026Updated 5 months ago
- A curated list of awesome open source hardware design tools☆91Jun 20, 2025Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated 2 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆40Nov 30, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Awesome ASIC design verification☆368Feb 9, 2022Updated 4 years ago
- ☆22Nov 23, 2022Updated 3 years ago
- 数字IC相关资料☆1,622Jul 1, 2025Updated last year
- Must-have verilog systemverilog modules☆2,021Mar 12, 2026Updated 6 months ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆22May 27, 2024Updated 2 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆17Jul 7, 2018Updated 8 years ago
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆20May 8, 2025Updated last year
- 一生一芯CPU/目前做到cache/后续主要考虑ASIC DV☆23Jan 13, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆33May 20, 2020Updated 6 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆52Jul 11, 2025Updated last year
- UnityChip Verification AI-Agent☆228Updated this week
- An awesome curated list of languages and tools to program FPGAs☆76Jun 22, 2022Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,925Updated this week
- Interactive explanation of the NV center in diamond using energy level diagrams. Includes visual, intuitive breakdown of optical and spin…☆52Aug 15, 2025Updated last year
- ☆52Nov 3, 2023Updated 2 years ago
- ☆35Jul 9, 2025Updated last year
- ☆18Jun 19, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Apr 28, 2021Updated 5 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 12 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆627Jan 3, 2026Updated 8 months ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 8 years ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆21Apr 12, 2026Updated 5 months ago
- 关于数字IC的笔试面试题☆16Nov 17, 2019Updated 6 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆92Mar 21, 2024Updated 2 years ago