qninth / awesome-digital-icLinks
A collection of great digital IC project/tutorial/website etc..
☆111Updated 3 years ago
Alternatives and similar repositories for awesome-digital-ic
Users that are interested in awesome-digital-ic are comparing it to the libraries listed below
Sorting:
- Some useful documents of Synopsys☆72Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- Verilog/SystemVerilog Guide☆66Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- AXI总线连接器☆97Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆100Updated 7 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆100Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆125Updated 7 years ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆86Updated 3 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆205Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- IC implementation of TPU☆125Updated 5 years ago
- This is the main repository for all the examples for the book Practical UVM☆193Updated 4 years ago
- ☆64Updated 9 years ago