lizhirui / AXI_spec_chineseLinks
AXI协议规范中文翻译版
☆159Updated 3 years ago
Alternatives and similar repositories for AXI_spec_chinese
Users that are interested in AXI_spec_chinese are comparing it to the libraries listed below
Sorting:
- AXI总线连接器☆102Updated 5 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- CPU Design Based on RISCV ISA☆118Updated last year
- ☆67Updated 9 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆211Updated 2 years ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- ☆148Updated 3 weeks ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- ☆176Updated last month
- ☆52Updated 2 months ago
- Collect some IC textbooks for learning.☆150Updated 2 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆52Updated 11 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆122Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆93Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- ☆64Updated 2 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆117Updated 12 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago
- Some useful documents of Synopsys☆77Updated 3 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆199Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆235Updated last year
- IC Verification & SV Demo☆54Updated 3 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆106Updated last week
- commit rtl and build cosim env☆36Updated last year
- AMBA bus lecture material☆454Updated 5 years ago
- ARM中通过APB总线连接的UART模块☆66Updated 5 years ago