lizhirui / AXI_spec_chineseView external linksLinks
AXI协议规范中文翻译版
☆171Jul 5, 2022Updated 3 years ago
Alternatives and similar repositories for AXI_spec_chinese
Users that are interested in AXI_spec_chinese are comparing it to the libraries listed below
Sorting:
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Aug 29, 2022Updated 3 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Mar 4, 2024Updated last year
- ☆22Apr 16, 2023Updated 2 years ago
- ☆64Sep 23, 2022Updated 3 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆776Sep 14, 2023Updated 2 years ago
- DDR3 function verification environment in UVM☆26Apr 1, 2018Updated 7 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器，可实现视频压缩。☆142Jan 26, 2024Updated 2 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆27Dec 17, 2022Updated 3 years ago
- This is DreamOS C Version by lizhirui since 2021-05-18☆10Aug 23, 2021Updated 4 years ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆602Sep 15, 2023Updated 2 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated last year
- Digital system design: Training lessons and exercise projects for students☆11May 12, 2023Updated 2 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- ☆19May 1, 2023Updated 2 years ago
- ☆92Sep 30, 2025Updated 4 months ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆118Sep 19, 2024Updated last year
- Must-have verilog systemverilog modules☆37May 1, 2022Updated 3 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- ☆38Aug 12, 2015Updated 10 years ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Apr 11, 2020Updated 5 years ago
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 4 years ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- Xilinx AXI VIP example of use☆43Apr 24, 2021Updated 4 years ago
- Verification IP for APB protocol☆75Dec 18, 2020Updated 5 years ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 9 years ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- ☆29Jun 19, 2025Updated 7 months ago
- ☆91Nov 12, 2025Updated 3 months ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆428Sep 14, 2023Updated 2 years ago
- Vivado诸多IP，包括图像处理等☆234Jul 28, 2024Updated last year
- Must-have verilog systemverilog modules☆1,929Aug 2, 2025Updated 6 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 4 months ago
- ☆72Apr 23, 2023Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Dec 18, 2025Updated last month
- ☆21May 26, 2025Updated 8 months ago