lizhirui / AXI_spec_chineseLinks
AXI协议规范中文翻译版
☆160Updated 3 years ago
Alternatives and similar repositories for AXI_spec_chinese
Users that are interested in AXI_spec_chinese are comparing it to the libraries listed below
Sorting:
- AXI总线连接器☆103Updated 5 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- CPU Design Based on RISCV ISA☆120Updated last year
- ☆68Updated 9 years ago
- An AXI4 crossbar implementation in SystemVerilog☆169Updated this week
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- ☆184Updated 2 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆214Updated 2 years ago
- ☆56Updated 2 weeks ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆94Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆202Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 2 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆54Updated last year
- ☆64Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- Collect some IC textbooks for learning.☆155Updated 3 years ago
- This is for uvm_tb_gen☆35Updated 6 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆176Updated 7 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- ☆148Updated this week
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆191Updated 9 months ago
- Some useful documents of Synopsys☆80Updated 3 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆119Updated 12 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆25Updated 2 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆107Updated 2 weeks ago
- ☆42Updated 3 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆20Updated last year
- Cortex M0 based SoC☆74Updated 3 years ago