lizhirui / AXI_spec_chineseLinks
AXI协议规范中文翻译版
☆165Updated 3 years ago
Alternatives and similar repositories for AXI_spec_chinese
Users that are interested in AXI_spec_chinese are comparing it to the libraries listed below
Sorting:
- AXI总线连接器☆104Updated 5 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- CPU Design Based on RISCV ISA☆122Updated last year
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆59Updated last year
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆224Updated 2 years ago
- ☆69Updated 9 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆120Updated 12 years ago
- ☆199Updated 4 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆66Updated 6 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆124Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- ☆149Updated this week
- ☆73Updated last month
- IC Verification & SV Demo☆54Updated 4 years ago
- ☆64Updated 3 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆100Updated 3 years ago
- Some useful documents of Synopsys☆88Updated 3 years ago
- Collect some IC textbooks for learning.☆168Updated 3 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆211Updated 2 years ago
- This is for uvm_tb_gen☆42Updated 8 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆202Updated last week
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆265Updated 7 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆207Updated 2 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆264Updated 2 years ago
- AMBA bus lecture material☆471Updated 5 years ago