lizhirui / AXI_spec_chineseLinks
AXI协议规范中文翻译版
☆150Updated 2 years ago
Alternatives and similar repositories for AXI_spec_chinese
Users that are interested in AXI_spec_chinese are comparing it to the libraries listed below
Sorting:
- AXI总线连接器☆97Updated 5 years ago
- ☆64Updated 2 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- CPU Design Based on RISCV ISA☆110Updated 11 months ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆205Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- ☆158Updated last month
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆48Updated 9 months ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆86Updated 3 years ago
- Some useful documents of Synopsys☆72Updated 3 years ago
- ☆64Updated 9 years ago
- ☆145Updated this week
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆115Updated 12 years ago
- ☆86Updated last month
- ☆38Updated last week
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆126Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆208Updated last year
- this repository is vim cfg for verilog.☆48Updated 9 months ago
- Open IP in Hardware Description Language.☆23Updated last year
- 数字IC秋招项目、手撕代码☆35Updated last year
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆186Updated last year
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆172Updated 6 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆59Updated 3 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- IC Verification & SV Demo☆54Updated 3 years ago