lizhirui / AXI_spec_chineseLinks
AXI协议规范中文翻译版
☆163Updated 3 years ago
Alternatives and similar repositories for AXI_spec_chinese
Users that are interested in AXI_spec_chinese are comparing it to the libraries listed below
Sorting:
- AXI总线连接器☆104Updated 5 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- CPU Design Based on RISCV ISA☆122Updated last year
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆57Updated last year
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- ☆195Updated 3 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆222Updated 2 years ago
- ☆69Updated 9 years ago
- Collect some IC textbooks for learning.☆166Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- ☆71Updated last month
- ☆64Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆110Updated 3 years ago
- 我的数 字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆98Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- ☆149Updated last month
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆266Updated 7 years ago
- ☆87Updated this week
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆119Updated 12 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆199Updated 11 months ago
- IC Verification & SV Demo☆54Updated 4 years ago
- This is for uvm_tb_gen☆41Updated 7 months ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆209Updated 2 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Vivado诸多IP,包括图像处理等☆230Updated last year