xiaop1 / Verilog-PracticeLinks
HDLBits website practices & solutions
☆762Updated last year
Alternatives and similar repositories for Verilog-Practice
Users that are interested in Verilog-Practice are comparing it to the libraries listed below
Sorting:
- 数字IC相关资料☆1,306Updated 4 months ago
- Must-have verilog systemverilog modules☆1,872Updated 3 months ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆366Updated 2 years ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆682Updated 2 years ago
- 数字IC设计 学习笔记☆156Updated 3 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆718Updated 2 years ago
- ☆227Updated 4 years ago
- 在vscode上的数字设计开发插件☆388Updated 2 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆552Updated 4 years ago
- 中文版 Parallel Programming for FPGAs☆755Updated last year
- AMBA bus lecture material☆479Updated 5 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆118Updated last month
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆21Updated 3 months ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆574Updated 7 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆359Updated 2 years ago
- ☆150Updated 3 weeks ago
- Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).☆93Updated 2 years ago
- Verilog AXI components for FPGA implementation☆1,854Updated 8 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆209Updated 2 years ago
- FPGA project☆229Updated 3 years ago
- The Ultra-Low Power RISC-V Core☆1,644Updated 3 months ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆103Updated 3 years ago
- 在FPGA上面实现一个NPU计算单元。能够执 行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆274Updated 7 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆778Updated 5 years ago
- Vivado诸多IP,包括图像处理等☆232Updated last year
- Various HDL (Verilog) IP Cores☆841Updated 4 years ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC,包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆419Updated 2 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆145Updated 5 years ago
- ☆78Updated 2 months ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆466Updated 7 years ago