Alternatives and similar repositories for Verilog-Practice

Users that are interested in Verilog-Practice are comparing it to the libraries listed below

• sin-x / FPGA
  数字IC相关资料
  ☆1,368Updated 7 months ago
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆369Updated 2 years ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,926Updated 6 months ago
• dumpo / digital_IC_design_notes
  数字IC设计 学习笔记
  ☆159Updated 4 years ago
• openFPGA666 / FpgaGuide
  分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。
  ☆730Updated 2 years ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆774Updated 2 years ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆394Updated 3 years ago
• xupsh / Digital-Design-Lab
  ☆229Updated 4 years ago
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆761Updated last year
• suisuisi / FPGAandCNN
  基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现
  ☆364Updated 2 years ago
• CustomizableComputingLab / CustomizableComputingLab.github.io
  ☆153Updated 2 months ago
• QShen3 / CNN-FPGA
  使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用
  ☆580Updated 7 years ago
• omarelhedaby / CNN-FPGA
  Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database
  ☆572Updated 4 years ago
• WalkerLau / DetectHumanFaces
  Real time face detection based on Arm Cortex-M3 DesignStart and FPGA
  ☆213Updated 2 years ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆508Updated 6 years ago
• CutestPanda / Opensoc
  包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等
  ☆127Updated this week
• Daniel-GGB / My-Digital-IC-Library
  我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;
  ☆109Updated 4 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,952Updated 11 months ago
• cxlisme / FPGA-proj
  FPGA project
  ☆237Updated 3 years ago
• WangXuan95 / USTC-RVSoC
  An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。
  ☆428Updated 2 years ago
• Starrynightzyq / Nexys4DDR-ARM-M3-Plate-Recognition
  车牌识别,FPGA,2019全国大学生集成电路创新创业大赛
  ☆147Updated 6 years ago
• hunterlew / convolution_network_on_FPGA
  CNN acceleration on virtex-7 FPGA with verilog HDL
  ☆473Updated 7 years ago
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆234Updated last year
• jerrylioon / Solutions-to-HDLbits-Verilog-sets
  Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).
  ☆93Updated 2 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆871Updated 4 years ago
• RongyeL / EasyAXI
  ☆88Updated last week
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,725Updated 6 months ago
• aquaxis / IPCORE
  ☆141Updated 10 years ago
• dtysky / FPGA-Imaging-Library
  An open source library for image processing on FPGA.
  ☆624Updated 10 years ago
• WangXuan95 / FPGA-UART
  This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…
  ☆294Updated 2 years ago