Alternatives and similar repositories for Verilog-Practice

Users that are interested in Verilog-Practice are comparing it to the libraries listed below

• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆353Updated last year
• sin-x / FPGA
  数字IC相关资料
  ☆1,178Updated 4 years ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆380Updated 2 years ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,797Updated 2 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,746Updated 3 months ago
• openFPGA666 / FpgaGuide
  分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。
  ☆592Updated 2 years ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆441Updated 5 years ago
• xupsh / Digital-Design-Lab
  ☆221Updated 4 years ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆628Updated last year
• omarelhedaby / CNN-FPGA
  Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database
  ☆512Updated 4 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆813Updated 3 years ago
• CustomizableComputingLab / CustomizableComputingLab.github.io
  ☆146Updated this week
• dumpo / digital_IC_design_notes
  数字IC设计 学习笔记
  ☆138Updated 3 years ago
• sudhamshu091 / 32-Verilog-Mini-Projects
  Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …
  ☆711Updated 7 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆810Updated 3 months ago
• QShen3 / CNN-FPGA
  使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用
  ☆562Updated 7 years ago
• WalkerLau / DetectHumanFaces
  Real time face detection based on Arm Cortex-M3 DesignStart and FPGA
  ☆202Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,310Updated this week
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,524Updated 8 months ago
• suisuisi / FPGAandCNN
  基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现
  ☆336Updated 2 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆623Updated 3 months ago
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆737Updated 10 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆492Updated 3 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,359Updated last year
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆581Updated 7 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆353Updated last year
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆209Updated 10 months ago
• Daniel-GGB / My-Digital-IC-Library
  我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;
  ☆90Updated 3 years ago
• xupsh / pp4fpgas-cn-hls
  HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
  ☆236Updated 4 years ago
• hunterlew / convolution_network_on_FPGA
  CNN acceleration on virtex-7 FPGA with verilog HDL
  ☆447Updated 7 years ago