xiaop1 / Verilog-PracticeLinks
HDLBits website practices & solutions
☆751Updated last year
Alternatives and similar repositories for Verilog-Practice
Users that are interested in Verilog-Practice are comparing it to the libraries listed below
Sorting:
- 数字IC相关资料☆1,274Updated 3 months ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆363Updated 2 years ago
- Must-have verilog systemverilog modules☆1,850Updated 2 months ago
- 数字IC设计 学习笔记☆154Updated 3 years ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆652Updated 2 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆699Updated 2 years ago
- 在vscode上的数字设计开发插件☆387Updated 2 years ago
- ☆149Updated last month
- ☆222Updated 4 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆569Updated 7 years ago
- AMBA bus lecture material☆468Updated 5 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆542Updated 4 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆349Updated 2 years ago
- 中文版 Parallel Programming for FPGAs☆749Updated last year
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆99Updated 3 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆15Updated 2 months ago
- The Ultra-Low Power RISC-V Core☆1,617Updated 2 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆143Updated 5 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆118Updated 3 weeks ago
- Verilog AXI components for FPGA implementation☆1,823Updated 7 months ago
- 数字IC秋招项目、手撕代码☆38Updated last year
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC,包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆418Updated 2 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆266Updated 7 years ago
- FPGA project☆229Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,382Updated 2 weeks ago
- automatic-verilog based on vimscript☆273Updated last year
- Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).☆92Updated 2 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- Awesome ASIC design verification☆323Updated 3 years ago