xiaop1 / Verilog-Practice
HDLBits website practices & solutions
☆727Updated last year
Alternatives and similar repositories for Verilog-Practice:
Users that are interested in Verilog-Practice are comparing it to the libraries listed below
- 在vscode上的数字设计开发插件☆362Updated 2 years ago
- 数字IC相关资料☆1,098Updated 4 years ago
- Must-have verilog systemverilog modules☆1,751Updated 4 months ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆348Updated last year
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆528Updated last year
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆539Updated 6 years ago
- 中文版 Parallel Programming for FPGAs☆719Updated 7 months ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆481Updated 4 years ago
- 数字IC设计 学习笔记☆129Updated 3 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆567Updated last year
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆316Updated last year
- ☆142Updated last month
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆198Updated last year
- ☆216Updated 4 years ago
- AMBA bus lecture material☆418Updated 5 years ago
- Verilog AXI components for FPGA implementation☆1,665Updated last month
- Vivado诸多IP,包括图像处理等☆200Updated 8 months ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆439Updated 7 years ago
- automatic-verilog based on vimscript☆257Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆136Updated 5 years ago
- Various HDL (Verilog) IP Cores☆769Updated 3 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆234Updated 3 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆567Updated 7 years ago
- The Ultra-Low Power RISC-V Core☆1,451Updated 5 months ago
- FPGA☆122Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,246Updated 2 weeks ago
- PYNQ学习资料☆163Updated 5 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆655Updated 4 months ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆82Updated 3 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆753Updated 5 years ago