xiaop1 / Verilog-PracticeLinks
HDLBits website practices & solutions
☆756Updated last year
Alternatives and similar repositories for Verilog-Practice
Users that are interested in Verilog-Practice are comparing it to the libraries listed below
Sorting:
- 数字IC相关资料☆1,296Updated 3 months ago
- Must-have verilog systemverilog modules☆1,863Updated 2 months ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆365Updated 2 years ago
- 数字IC设计 学习笔记☆157Updated 3 years ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆666Updated 2 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆709Updated 2 years ago
- ☆223Updated 4 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆548Updated 4 years ago
- 在vscode上的数字设计开发插件☆388Updated 2 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆574Updated 7 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆19Updated 2 months ago
- 中文版 Parallel Programming for FPGAs☆753Updated last year
- AMBA bus lecture material☆473Updated 5 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆357Updated 2 years ago
- ☆149Updated this week
- Verilog AXI components for FPGA implementation☆1,836Updated 8 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆208Updated 2 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆119Updated 2 weeks ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆101Updated 3 years ago
- Vivado诸多IP,包括图像处理等☆232Updated last year
- 数字IC秋招项目、手撕代码☆39Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,389Updated 2 weeks ago
- Various HDL (Verilog) IP Cores☆840Updated 4 years ago
- FPGA project☆230Updated 3 years ago
- this repository is vim cfg for verilog.☆51Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆267Updated 7 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆143Updated 5 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆596Updated 7 years ago
- The Ultra-Low Power RISC-V Core☆1,628Updated 2 months ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆463Updated 7 years ago