Daniel-GGB / My-Digital-IC-Library
我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;
☆75Updated 3 years ago
Alternatives and similar repositories for My-Digital-IC-Library:
Users that are interested in My-Digital-IC-Library are comparing it to the libraries listed below
- 数字IC设计 学习笔记☆124Updated 2 years ago
- 数字IC秋招项目、手撕代码☆33Updated 8 months ago
- AXI总线连接器☆93Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆60Updated 4 years ago
- IC Verification & SV Demo☆48Updated 3 years ago
- CPU Design Based on RISCV ISA☆83Updated 7 months ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆160Updated 6 years ago
- AXI协议规范中文翻译版☆137Updated 2 years ago
- AXI DMA 32 / 64 bits☆103Updated 10 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆115Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆132Updated 2 months ago
- VIP for AXI Protocol☆120Updated 2 years ago
- ☆18Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago
- AMBA bus lecture material☆397Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆180Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆193Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆29Updated 2 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆19Updated 2 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆108Updated 7 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆12Updated 8 months ago
- FPGA实现简单的图像处理算法☆39Updated last year
- ☆139Updated last month
- UVM实战随书源码☆46Updated 5 years ago
- upgrade to e203 (a risc-v core)☆38Updated 4 years ago
- this repository is vim cfg for verilog.☆43Updated 5 months ago
- UVM AHB VIP☆78Updated last month
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆96Updated 2 weeks ago
- This is the main repository for all the examples for the book Practical UVM☆178Updated 4 years ago
- An uvm verification env for ahb2apb bridge☆47Updated 3 years ago