Daniel-GGB / My-Digital-IC-Library
我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;
☆77Updated 3 years ago
Alternatives and similar repositories for My-Digital-IC-Library:
Users that are interested in My-Digital-IC-Library are comparing it to the libraries listed below
- 数字IC设计 学习笔记☆128Updated 3 years ago
- 数字IC秋招项目、手撕代码☆34Updated 10 months ago
- AXI总线连接器☆94Updated 4 years ago
- AXI协议规范中文翻译版☆138Updated 2 years ago
- ARM中通过APB总线连接的UART模块☆60Updated 5 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆137Updated 3 months ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆116Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆163Updated 6 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆31Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆62Updated 6 years ago
- this repository is vim cfg for verilog.☆43Updated 6 months ago
- IC Verification & SV Demo☆49Updated 3 years ago
- ☆18Updated 4 years ago
- ☆139Updated 2 months ago
- CPU Design Based on RISCV ISA☆89Updated 8 months ago
- AXI DMA 32 / 64 bits☆106Updated 10 years ago
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆186Updated last year
- AMBA bus lecture material☆403Updated 5 years ago
- 2023集创赛紫光同创杯一等奖项目☆91Updated last year
- FPGA☆120Updated 4 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆53Updated this week
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆31Updated 2 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆12Updated 9 months ago
- UVM实战随书源码☆48Updated 6 years ago
- Some useful documents of Synopsys☆62Updated 3 years ago
- An uvm verification env for ahb2apb bridge☆47Updated 3 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆110Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆181Updated last year
- ahb scram controller, design and verification☆27Updated 6 years ago