我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;
☆134Dec 15, 2021Updated 4 years ago
Alternatives and similar repositories for My-Digital-IC-Library
Users that are interested in My-Digital-IC-Library are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 数字IC设计 学习笔记☆185Jan 26, 2022Updated 4 years ago
- A collection of great digital IC project/tutorial/website etc..☆174Oct 19, 2026Updated 2 weeks ago
- 关于数字IC的笔试面试题☆16Nov 17, 2019Updated 6 years ago
- Some design examples of Verilog about digital circuits☆35Nov 21, 2020Updated 5 years ago
- IC设计中的一些经典书籍☆13Jul 28, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 数字IC相关资料☆1,678Jul 1, 2025Updated last year
- 数字IC秋招项目、手撕代码☆46Apr 22, 2024Updated 2 years ago
- This is the repository for the IEEE version of the book☆87Sep 29, 2020Updated 6 years ago
- 数字IC设计笔试相关的一些电路代码☆18Sep 22, 2023Updated 3 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 12 years ago
- ☆84Jan 19, 2016Updated 10 years ago
- Advanced Verification Methodologies for RISC-V and related IP☆10Jan 16, 2023Updated 3 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 7 years ago
- Must-have verilog systemverilog modules☆40May 1, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- CORE-V MCU UVM Environment and Test Bench☆29Jul 19, 2024Updated 2 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆53Oct 14, 2022Updated 4 years ago
- Example files for the book FPGA SIMULATION☆23Apr 6, 2017Updated 9 years ago
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆114Oct 21, 2026Updated 2 weeks ago
- ☆29Sep 19, 2026Updated last month
- AXI总线连接器☆111Mar 26, 2020Updated 6 years ago
- AXI Interconnect☆59Aug 20, 2021Updated 5 years ago
- 文档编写☆14Sep 19, 2020Updated 6 years ago
- ☆27Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- For v1.2 test☆12Sep 5, 2020Updated 6 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- 学习过程的一些简单记录 数字IC、C++、FPGA☆11Mar 7, 2025Updated last year
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 12 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆16Apr 7, 2018Updated 8 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆17Jul 7, 2018Updated 8 years ago
- DDR3 function verification environment in UVM☆28Apr 1, 2018Updated 8 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆29Jun 30, 2025Updated last year
- ☆17Feb 9, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆126Dec 29, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,749Updated this week
- This is for uvm_tb_gen☆62Feb 13, 2025Updated last year
- FFT implement by verilog_测试验证已通过☆62Sep 14, 2016Updated 10 years ago
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- Must-have verilog systemverilog modules☆2,031Mar 12, 2026Updated 7 months ago
- HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。☆15Jun 9, 2023Updated 3 years ago