我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;
☆111Dec 15, 2021Updated 4 years ago
Alternatives and similar repositories for My-Digital-IC-Library
Users that are interested in My-Digital-IC-Library are comparing it to the libraries listed below
Sorting:
- 数字IC设计 学习笔记☆161Jan 26, 2022Updated 4 years ago
- 关于数字IC的笔试面试题☆14Nov 17, 2019Updated 6 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- 数字IC相关资料☆1,388Jul 1, 2025Updated 8 months ago
- Example files for the book FPGA SIMULATION☆23Apr 6, 2017Updated 8 years ago
- IC设计中的一些经典书籍☆13Jul 28, 2020Updated 5 years ago
- 数字IC秋招项目、手撕代码☆41Apr 22, 2024Updated last year
- Some design examples of Verilog about digital circuits☆29Nov 21, 2020Updated 5 years ago
- ☆17Feb 9, 2023Updated 3 years ago
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 5 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- A collection of great digital IC project/tutorial/website etc..☆145May 10, 2022Updated 3 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- DDR3 function verification environment in UVM☆26Apr 1, 2018Updated 7 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- study uvm step by step☆11Mar 28, 2019Updated 6 years ago
- This is the repository for the IEEE version of the book☆80Sep 29, 2020Updated 5 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Digital system design: Training lessons and exercise projects for students☆11May 12, 2023Updated 2 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- This is for uvm_tb_gen☆52Feb 13, 2025Updated last year
- For v1.2 test☆12Sep 5, 2020Updated 5 years ago
- System on Chip verified with UVM/OSVVM/FV☆32Feb 28, 2026Updated last week
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆12Apr 26, 2022Updated 3 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Jul 7, 2018Updated 7 years ago
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- Verification IP for APB protocol☆73Dec 18, 2020Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Feb 28, 2026Updated last week
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- SoC design & prototyping☆16Jun 13, 2025Updated 8 months ago
- Must-have verilog systemverilog modules☆37May 1, 2022Updated 3 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆22Apr 20, 2022Updated 3 years ago
- UVM verification kits which uses YASA as simulation script☆17Dec 10, 2019Updated 6 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆117Nov 27, 2017Updated 8 years ago
- CNN accelerator implemented with Spinal HDL☆157Jan 29, 2024Updated 2 years ago