JackHCC / Digital-Integrated-Circuit-DesignLinks
北京大学数字集成电路设计课程作业—FPGA设计【Assignment of digital integrated circuit design course of Peking University】
☆45Updated 4 years ago
Alternatives and similar repositories for Digital-Integrated-Circuit-Design
Users that are interested in Digital-Integrated-Circuit-Design are comparing it to the libraries listed below
Sorting:
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆107Updated 4 years ago
- 国科大高等数字集成电路分析与设计课程2022fall☆31Updated 3 years ago
- 数字IC设计 学习笔记☆159Updated 4 years ago
- COMS 超大规模集成电路设计书籍☆31Updated 3 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆65Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆147Updated 6 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆220Updated 3 months ago
- ☆76Updated 5 years ago
- 数字IC设计笔试相关的一些电路代码☆15Updated 2 years ago
- FPGA实现简单的图像处理算法☆68Updated 2 years ago
- AXI协议规范中文翻译版☆171Updated 3 years ago
- CPU Design Based on RISCV ISA☆129Updated last year
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22Updated last year
- ☆83Updated last month
- Collect some IC textbooks for learning.☆182Updated 3 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆33Updated 3 years ago
- ☆153Updated last month
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆179Updated 2 years ago
- ☆39Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆154Updated 8 months ago
- this repository is vim cfg for verilog.☆54Updated last year
- some interesting demos for starters☆94Updated 3 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆122Updated 3 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆213Updated 2 years ago
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆258Updated last year
- Integrated_Circuits_and_Semiconductor 集成电路设计与半导体物理器件书籍☆136Updated 3 years ago
- 2023集创赛紫光同创杯一等奖项目☆146Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆67Updated 7 years ago
- ☆72Updated 2 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆47Updated 3 years ago