JackHCC / Digital-Integrated-Circuit-Design
北京大学数字集成电路设计课程作业—FPGA设计【Assignment of digital integrated circuit design course of Peking University】
☆24Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for Digital-Integrated-Circuit-Design
- 国科大高等数字集成电路分析与设计课程2022fall☆22Updated last year
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆64Updated 2 years ago
- some interesting demos for starters☆62Updated last year
- 数字IC设计笔试相关的一些电路代码☆9Updated last year
- 一些关于模拟集成电路设计的相关学习文档☆17Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆128Updated 4 years ago
- 数字IC设计 学习笔记☆115Updated 2 years ago
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆119Updated last week
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆10Updated 6 months ago
- 一个开源的FPGA神经网络加速器。☆123Updated last year
- CPU Design Based on RISCV ISA☆75Updated 4 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆162Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆27Updated last year
- FPGA☆114Updated 4 years ago
- ☆57Updated 2 years ago
- image processing based FPGA☆98Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆134Updated 9 months ago
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆26Updated last year
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆30Updated 2 months ago
- ☆54Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆42Updated 10 months ago
- A collection of great digital IC project/tutorial/website etc..☆93Updated 2 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆61Updated 2 years ago
- FPGA project☆200Updated 2 years ago
- FPGA实现简单的图像处理算法☆41Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆187Updated last year