suisuisi / FPGA_LibraryLinks
Vivado诸多IP,包括图像处理等
☆225Updated last year
Alternatives and similar repositories for FPGA_Library
Users that are interested in FPGA_Library are comparing it to the libraries listed below
Sorting:
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆241Updated last year
- FPGA☆127Updated 5 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆186Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated 2 years ago
- image processing based FPGA☆113Updated 3 years ago
- ☆139Updated 10 years ago
- 视频旋转(2019FPGA大赛)☆35Updated 5 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆93Updated 7 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆202Updated last year
- ☆62Updated 2 years ago
- An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。☆301Updated last year
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆132Updated last year
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆34Updated 3 years ago
- SPI Slave for FPGA in Verilog and VHDL☆210Updated last year
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆131Updated 2 weeks ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆214Updated 2 years ago
- AXI协议规范中文翻译版☆160Updated 3 years ago
- ☆148Updated this week
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆34Updated 2 years ago
- 2023集创赛紫光同创杯一等奖项目☆120Updated last year
- ☆143Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆29Updated last year
- FPGAandLAN☆28Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆367Updated last year
- practice configure AHB-Lite bus protocol☆14Updated 6 years ago