xiangze / CNN_FPGALinks
verilog CNN generator for FPGA
☆34Updated 4 years ago
Alternatives and similar repositories for CNN_FPGA
Users that are interested in CNN_FPGA are comparing it to the libraries listed below
Sorting:
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆185Updated 8 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆142Updated 7 years ago
- A convolutional neural network implemented in hardware (verilog)☆163Updated 8 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆102Updated last year
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- ☆65Updated 3 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- ☆19Updated 6 years ago
- ☆70Updated 6 years ago
- Caffe to VHDL☆68Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆54Updated 7 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- PYNQ, Neural network Language model, Overlay☆111Updated 6 years ago
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- ☆48Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- Simulating implement of LeNet network on Zynq-7020 FPGA☆29Updated 6 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago