xiangze / CNN_FPGALinks
verilog CNN generator for FPGA
☆34Updated 4 years ago
Alternatives and similar repositories for CNN_FPGA
Users that are interested in CNN_FPGA are comparing it to the libraries listed below
Sorting:
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆53Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- ☆66Updated 3 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- ☆46Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- ☆45Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- Caffe to VHDL☆67Updated 4 years ago
- ☆65Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- ☆14Updated 9 years ago