xiangze / CNN_FPGA
verilog CNN generator for FPGA
☆34Updated 4 years ago
Alternatives and similar repositories for CNN_FPGA:
Users that are interested in CNN_FPGA are comparing it to the libraries listed below
- Convolution Neural Network of vgg19 model in verilog☆45Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆107Updated 7 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 6 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- A convolutional neural network implemented in hardware (verilog)☆155Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated last year
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆177Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆68Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆138Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆25Updated 5 years ago
- ☆14Updated 9 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆93Updated 6 years ago
- Caffe to VHDL☆66Updated 4 years ago
- ☆64Updated 2 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆100Updated 4 years ago
- ☆88Updated 4 years ago
- ☆43Updated 6 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆52Updated 6 years ago