xiangze / CNN_FPGA
verilog CNN generator for FPGA
☆32Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for CNN_FPGA
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆172Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆151Updated 7 years ago
- Verilog Convolutional Neural Network on PYNQ☆27Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆135Updated 6 years ago
- Caffe to VHDL☆66Updated 4 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆97Updated 4 years ago
- ☆64Updated 2 years ago
- ☆82Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆86Updated 10 months ago
- Residual Binarized Neural Network☆44Updated 6 years ago
- ☆45Updated 4 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆138Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆46Updated 7 years ago
- Design contest for DAC 2018☆17Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆88Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- ☆13Updated 8 years ago
- ☆43Updated 6 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago