Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The SoC worked not bad in the end the success rate up to 90%。.
☆13Mar 30, 2023Updated 3 years ago
Alternatives and similar repositories for Hand-Writing-Digital-Recognization-Based-on-FPGA
Users that are interested in Hand-Writing-Digital-Recognization-Based-on-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated last year
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 3 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Central control upper computer, used to control the motor, monitoring the motor running state of the data. The code mainly realizes UART …☆17Nov 17, 2021Updated 4 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Feb 28, 2021Updated 5 years ago
- 利用ov5640摄像头采集图像，利用4.3寸RGB屏显示捕获到的数字，并将识别到的数字显示在数码管上。☆17May 10, 2020Updated 5 years ago
- 集成电路设计大赛ARM杯作品，获得2021年ARM企业杯☆16Sep 26, 2021Updated 4 years ago
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 11 months ago
- Professor: C.H. Yang☆10Aug 16, 2025Updated 8 months ago
- Simple test of ARM NEON code. Performs a blit to the framebuffer.☆15Jul 23, 2013Updated 12 years ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆22Nov 21, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- 使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航，与Arduino互联实现PID算法，摄像头识别红绿灯，超声波自主避障，语音识别，一键拨打紧急联系人等等☆33Nov 28, 2019Updated 6 years ago
- "智能公交系统电子站牌设计"毕业设计单片机和微信小程序代码☆14Jan 11, 2023Updated 3 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- A convolution based 3x3 GaussianBlur implementation using ARM NEON assembly engine☆10Jan 20, 2019Updated 7 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆15May 3, 2012Updated 13 years ago
- 在FPGA上部署深度学习项目☆25Mar 18, 2021Updated 5 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated last year
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆25Jun 28, 2019Updated 6 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 3 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 5 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆166Dec 13, 2020Updated 5 years ago
- Signal generator designed with Nexy4 FPGA☆13May 14, 2023Updated 2 years ago
- 简单易用的微信小程序倒计时库☆15May 15, 2018Updated 7 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆14Nov 4, 2022Updated 3 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆21Nov 9, 2025Updated 5 months ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆14Mar 10, 2019Updated 7 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆12Mar 12, 2021Updated 5 years ago
- USB2.0 Device Controller IP Core☆16Aug 18, 2023Updated 2 years ago
- 丁建均老師的"時頻分析和小波轉換"作業(TFW)☆11Jan 18, 2024Updated 2 years ago
- Petri Net Simulator program☆10Nov 27, 2017Updated 8 years ago
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 7 years ago