VGuoGavin / Hand-Writing-Digital-Recognization-Based-on-FPGA
Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals,this SoC run a CNN. The SoC worked not bad in the end the success rate up to 90%。.
☆10Updated 2 years ago
Alternatives and similar repositories for Hand-Writing-Digital-Recognization-Based-on-FPGA:
Users that are interested in Hand-Writing-Digital-Recognization-Based-on-FPGA are comparing it to the libraries listed below
- SoC Based on ARM Cortex-M3☆29Updated 3 weeks ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- ☆25Updated 3 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- ☆19Updated 2 years ago
- ☆9Updated 4 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- ☆18Updated 2 years ago
- ☆31Updated 5 years ago
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 7 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆23Updated last year
- DDR3 function verification environment in UVM☆23Updated 7 years ago
- ☆26Updated 4 years ago
- AXI Interconnect☆47Updated 3 years ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆9Updated 3 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆8Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago